



Thermal analysis of ultimately-thinned-and-transfer-bonded CMOS on mechanically flexible foils

Justine Philippe, Arun Bhaskar, Etienne Okada, Flavie Braud, J.F. Robillard,
Francois Danneville, Christine Raynaud, Daniel Gloria, Emmanuel Dubois

► To cite this version:

Justine Philippe, Arun Bhaskar, Etienne Okada, Flavie Braud, J.F. Robillard, et al.. Thermal analysis of ultimately-thinned-and-transfer-bonded CMOS on mechanically flexible foils. IEEE Journal of the Electron Devices Society, 2019, 7, pp.973-978. 10.1109/JEDS.2019.2939884 . hal-02317229

HAL Id: hal-02317229

<https://hal.science/hal-02317229>

Submitted on 30 Dec 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Received 11 July 2019; revised 28 August 2019; accepted 29 August 2019. Date of publication 6 September 2019; date of current version 30 September 2019. The review of this article was arranged by Editor M. Chan.

Digital Object Identifier 10.1109/JEDS.2019.2939884

Thermal Analysis of Ultimately-Thinned-and-Transfer-Bonded CMOS on Mechanically Flexible Foils

JUSTINE PHILIPPE¹, ARUN BHASKAR^{1,2}, ETIENNE OKADA¹, FLAVIE BRAUD¹, JEAN-FRANÇOIS ROBILLARD¹, FRANÇOIS DANNEVILLE¹, CHRISTINE RAYNAUD³, DANIEL GLORIA², AND EMMANUEL DUBOIS¹

¹ Institut d'Electronique, de Microélectronique et de Nanotechnologie, UMR 8520, 59652 Villeneuve-d'Ascq, France

² STMicroelectronics, TR&D/STD/iDNA, 38926 Crolles, France

³ CEA, LETI-CEATech (Minatech Campus), 38054 Grenoble, France

CORRESPONDING AUTHOR: E. DUBOIS (e-mail: emmanuel.dubois@isen.iemn.univ-lille1.fr)

This work was supported in part by the French Government through the National Research Agency (ANR) under Program PIA EQUIPEX LEAF under Grant ANR-11-EQPX-0025, in part by the STMicroelectronics-IEMN Common Laboratory, and in part by the French RENATECH Network on Micro and Nanotechnologies.

ABSTRACT Thinned CMOS chips transfer-bonded onto a compliant host substrate remain to date the technology of choice for applications requiring both mechanical flexibility and high frequency operation. However, the use of poorly thermally conductive host substrates raises the problem of thermal management of flexible electronics, a topic poorly addressed in literature. In this letter, we report the analysis of flexible SOI-CMOS chips ultimately-thinned-and-transfer-bonded (UTTB) onto polyimide and copper substrates. While the temperature remains limited to $\sim 68^\circ\text{C}$ on the native silicon substrate or after transfer onto a copper host substrate, infrared thermography reveals temperature peaks of up to 118°C on polyimide. The impact of self-heating in flexible SOI-CMOS is correlated with electrical performance for the three types of substrates. Beyond the property of mechanical flexibility it provides, a copper substrate is shown to slightly strengthen electrostatic integrity while maintaining a thermal landscape close to that of silicon.

INDEX TERMS CMOS, SOI, thin film, flexible electronics, thermal management.

I. INTRODUCTION

The field of flexible electronics has been the subject of considerable interest in recent years due to the prospects it offers for applications requiring mechanical flexibility, multiple form factors, weight and space savings [1]. While organic electronics has made remarkable progress, many challenges still persist, such as the low mobility of carriers, which make this technology inappropriate for high frequency applications [2]. On the other hand, flexible electronics based on an ultra-thin CMOS substrate has demonstrated great promise to meet application demands requiring high frequency, mechanical compliance and even optical transparency [3], [4], [5], [6], [7], [8]. Because silicon remains a brittle material, the transfer and bonding of the thinned chips onto a flexible host substrate is necessary to increase the toughness of the resulting bilayer system by stratification [9]. The choice of the host substrate is particularly important because it also determines

the ability to dissipate heat. It is worth noting that plastic substrates have a relatively low thermal conductivity ($< 1 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$), especially compared with silicon ($150 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$). As a result, the transfer of thinned silicon chips on an organic substrate considerably increases the self-heating effect in MOS transistors. This effect, well known to affect carriers mobility and maximum drain saturation current in SOI-CMOS technology [10], [11], [12], [13], [14], is further exacerbated in transfer-bonded devices and circuits. Although, the influence of various plastic and metal-based host substrates on the radio-frequency (RF) performance on CMOS transistors has been covered in previous work [1], [4], the impact of thermal effects induced by the nature of the host substrate is poorly addressed in the literature [15], [16]. In this letter, we compare DC performance of transistors transferred on flexible copper (Cu) and polyimide (PI) substrates with those of the native CMOS technology. This is achieved with the objective to clarify

the impact of self-induced thermal effects on markedly different host substrates, namely, metallic or plastic. For this comparison exercise, the choice of a Cu metal substrate is naturally justified by its very high thermal conductivity ($400 \text{ Wm}^{-1}\text{K}^{-1}$), which is 2.7 times more than silicon as shown by the data compiled in Table 1. This characteristic of Cu is coupled with greater ductility, making it an interesting option of flexible substrate. The choice of copper was therefore guided by the objective of comparing the initial silicon substrate with a caricatural case where both thermal conductivity and mechanical flexibility are theoretically improved compared to silicon. Indium as a thin bonding layer ($2 \mu\text{m}$) is used here in an opportunistic way for its metallic character in order to minimize any thermal barrier. The other extreme caricatured situation is embodied by the use of a PI substrate with a relatively thick organic bonding layer extremely unfavorable to heat dissipation. Polyimide is here representative of many other organic films such as Polyethylene naphthalate (PEN), polydimethylsiloxane (PDMS), polymethyl methacrylate (PMMA), polycarbonate (PC). Although RF operation is not the subject of this study, the choice of either material can potentially be guided by a low dielectric loss requirement. In the following, the fabrication process is described in a first part. In Section III, thermal characterization will be presented through the implementation of two-dimensional thermography. Finally, Section IV discusses electrical performance and correlation with thermal characterization.

TABLE 1. Bulk thermal parameters of transistor layers.

	Si handler	SiO ₂ BOX	Cu substrate	In bond	PI substrate	Ordyl bond
Layer thickness (μm)	800	0.145	250	2	50	17
$\kappa (\text{W.m}^{-1}\text{K}^{-1})$	150	1	400	82	0.12	0.2
$R_{\text{th}} (\text{K.m}^2\text{W}^{-1}) \times 10^{-6}$	5.33	0.4	0.625	0.024	417	85
Ref. κ	[27]	[28]	[29][30]	[26]	[31]	[20]

II. FABRICATION PROCESS

The chip comprises RF-CMOS transistors fully processed on high-resistivity (HR) SOI wafers using a conventional route of 65nm partially-depleted PDSOI technology [17]. The post-processing principle is to use back-side etching techniques to completely eliminate the silicon (Si) handler down to the buried oxide (BOX) before transfer-bonding onto a bendable host substrate [1], [4]. For a comparison purpose, thinned chips are transferred onto markedly different flexible host substrates, namely, a 250 μm thick Cu foil and a 50 μm thick PI film, using an appropriate bonding technique (Fig. 1). Post-processing starts with chip singulation using pulsed laser ablation to prevent incipient fracture points that could cause breakage during the thinning steps. The front side of the chip is bonded onto a sapphire carrier using a temporary double-sided




FIGURE 1. Fabrication sequences of the ultimate-thinning-and-transfer-bonding (UTTB) process distinguishing integration routes on a metal (Cu) or a polymer (PI) host substrate.

thermally releasable adhesive film (Revalpha 3195M from Nitto Denko). Grinding and chemical mechanical polishing are subsequently used to thin the 780- μm -thick silicon handler down to 30 μm . A selective dry etching based on xenon difluoride (XeF_2) is implemented to remove the remaining silicon layer using the BOX as a stop layer. It is important to note that silicon etching in XeF_2 gaseous phase is highly selective [18], [19] with respect to the silicon oxide of the BOX layer. This step results in an extremely flat and clean surface without alteration or cracking of the BOX as testified by scanning electron microscopy (SEM) and transmission electron microscopy (TEM) pictures on the same CMOS technology [1], [4], [8].

At this stage, the die is reduced to its ultimate thickness of about 7 μm that corresponds to the BOX and SOI layers topped by the interconnect network. For this reason, this process is referred to as ultimate-thinning-and-transfer-bonding (UTTB). The following step of this fabrication process is the transfer and bonding of the ultrathin chip onto a mechanically flexible host substrate. In the case of transfer on a Cu foil, a 1- μm -thick layer of indium (In) is vacuum deposited on both the chip back-side and the Cu foil before joining the two part in normal atmosphere using a roller lamination technique. The bonding is realized at a temperature of 100°C with a roller pressure of 4 kg.cm^{-2} and a speed of 0.2 m.min^{-1} . Finally, the chip is released from the temporary adhesive layer through the application of a thermal budget of 120°C. In the case of transfer to a PI film, bonding is carried out by lamination of a 17 μm thick dry polymer film featuring a mixed acrylic/epoxy composition (Ordyl SY 317 from Elga) [20]. A lamination temperature of 120°C allows the bonding/release chain to be controlled in a single step using the same roller pressure and speed as above. The final result of the fabrication process is presented in Fig. 2(b) and 2(c) for the Cu and PI flexible substrates, respectively, while the original chip with its full 800 μm thick silicon handler is shown in Fig. 2(a).

The transfer-bonding of a thinned silicon chip on a host substrate is potentially subject to stress build-up resulting from the assembly of layers with dissimilar expansion coefficients, also known as thermal expansion mismatch. A simplified analysis can be performed by assuming a bilayer system where the upper layer represents a thinned all-silicon




FIGURE 2. Pictures showing (a) the original chip on its silicon substrate (Si), (b) after UTTB onto a $250 \mu\text{m}$ thick copper (Cu) foil with the back face in inset and (c) after UTTB onto a $50 \mu\text{m}$ thick polyimide (PI) film.

chip and the lower layer, the host substrate. In this case, the strain required to fit the chip on the host substrate is expressed by [21]:

$$\varepsilon_{\text{Sichip}} = -(\alpha_{\text{Sichip}} - \alpha_{\text{host}}) \cdot \Delta T \quad (1)$$

where $\alpha_{\text{Sichip}} = 2.6 \times 10^{-6} \text{ K}^{-1}$ [22] and α_{host} are the linear thermal expansion coefficients of the thinned chip and host substrate, respectively. ΔT is the temperature difference describing the return to room temperature after bonding by roller lamination at 100°C . In the present case, $\Delta T \sim 80\text{K}$ and is therefore negative. PI features a higher thermal expansion coefficient, typically $\alpha_{\text{host}} \sim 30 \times 10^{-6} \text{ K}^{-1}$ [23]. It therefore ensues a negative strain $\varepsilon_{\text{Sichip}} \sim -2.19 \times 10^{-3}$ corresponding to a top silicon chip that shrinks less than the PI substrate, resulting in compressive stress in the chip and a tensile stress in PI. It is interesting to note that Fig. 2(c) shows a convex bowing after transfer-bonding of the thinned chip onto PI consistently with the above analysis. In reality, the rigorous mechanical analysis of UTTB chips is highly complex due to the variety of materials and the geometry of the interconnect layers in the silicon chip. Lecavelier des Etangs-Levallois *et al.* [1], [23] proposed a comprehensive modeling of the thickness-dependent strain and stress distributions when transfer-bonding is performed on a $50 \mu\text{m}$ thick PI host substrate, as it is the case in the present paper. It was shown that both the longitudinal and transversal components of the Cauchy stress tensor remain below 40 MPa , well below the fracture strength of silicon of 120 MPa [24]. Complementarily, the transfer of a thinned silicon chip onto the copper substrate mediated by an indium layer deserves special analysis because this case is supposed to represent the caricatured situation where heat dissipation is best, as explained in the introduction. It is important to note that the bonding of surfaces intended

to facilitate heat flow removal is generally carried out by a thermal interface material (TIM). The first function of TIM is to fill microscale voids and grooves between mating surfaces. To this end, a sufficiently thick bondline is expected to play the role of gap filler, thus requiring a low bulk thermal resistivity for the TIM [25]. The second equally important function of the TIM is to absorb strain resulting from the mismatch of thermal expansion (CTE) between the circuit die and the host substrate. In that respect, indium exhibits outstanding attributes with a high thermal conductivity of $82 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$, low tensile and shear strengths of 1.9 MPa and 6.1 MPa , respectively, which makes it a material prone to absorb deformation resulting from thermal mismatch [26].

III. THERMAL ANALYSIS

The first step of analysis focuses on the thermal behavior according to the nature of the host substrate. The analyzed device is an n-type MOSFETs transistor featuring a 60 nm gate length and a total width of $64 \mu\text{m}$ obtained from the parallel association of 128 gate fingers with a $0.5 \mu\text{m}$ unitary width. Temperature measurements are performed by infrared thermography using a camera with a lateral resolution of $3 \mu\text{m}$. Measured samples are placed on a 45°C thermostatically-controlled chuck that facilitates the calibration of surface emissivity. In order to determine how electrical operation is affected by thermal behavior, transistors are biased identically at $V_{\text{GS}} = 0.7 \text{ V}$ and $V_{\text{DS}} = 1.5 \text{ V}$ regardless of the host substrate. From a methodological standpoint, the thermographic maps were recorded after a hold time during which the static electrical bias of the transistor was maintained and the current measured until complete stabilization, thus ensuring that the thermal steady-state regime was established. Under these conditions, the essence of the thermal problem can be captured by the time-independent Fourier equation and a lumped element modeling approach can be adopted with one thermal resistance associated to each material layer or interface. Fig. 3(a), 3(b) and 3(c) provides the 2D temperature distributions of the considered transistor on its original silicon handler and after transfer onto the Cu and PI film, respectively. To evaluate the ability of each substrate to dissipate heat, Table 1 summarizes parameters governing the thermal behavior in steady-state regime, namely, the material intrinsic thermal conductivity $\kappa (\text{W}\cdot\text{m}^{-1}\cdot\text{K}^{-1})$ as well as the insulance $R_{\text{ths}} = t/\kappa (\text{K}\cdot\text{m}^2\cdot\text{W}^{-1})$ that reflects the unit area thermal resistance for a layer of thickness t . The total series insulance can therefore be evaluated by adding the contribution of each layer. Taking into account the stacking of layers, the insulance of each configuration gives 5.7×10^{-6} , 1.1×10^{-6} and $502 \times 10^{-6} \text{ K}\cdot\text{m}^2\cdot\text{W}^{-1}$ for the original silicon substrate, the Cu and PI host substrates, respectively. Not surprisingly, a significant temperature increase can be observed for the transistor transferred onto the PI sheet as expected from the high insulance theoretically evaluated hereinbefore.

In Fig. 4, this observation is confirmed by the one-dimensional horizontal (A-A') and vertical (B-B') profiles




FIGURE 3. (a) Optical microscopy image of the measured RF n-MOS transistor showing the gate (G) and drain (D) coplanar access pads. Infrared thermography temperature maps of: (b) the original chip on its silicon substrate (Si), (c) after UTTB onto a 250 μm thick copper (Cu) foil and (d) after UTTB onto a 50 μm thick polyimide (PI) film. The n-MOSFET is biased at $V_{GS} = 0.7$ V and $V_{DS} = 1.5$ V for the three flavors of substrates. The dotted line delineates the central contact of the gate and drain coplanar accesses.




FIGURE 4. One-dimensional temperature profiles along horizontal (A-A') and vertical (B-B') directions corresponding to the thermal imaging maps shown in Fig. 3. The temperature profiles of the three flavors of substrates Si, Cu and PI are displayed for the same n-MOSFET biased at $V_{GS} = 0.7$ V and $V_{DS} = 1.5$ V.

crossing the transistor center for each of the host substrate configurations. The peak temperature along the vertical (B-B') profile corresponding to the longitudinal dimension along the MOSFET channel length amounts to 68, 67.7 and 114°C for the Si, Cu and PI substrates, respectively. Consistently, the peak temperature along the horizontal (A-A') profile corresponding to the transversal dimension along the MOSFET channel width reaches 67.8, 69.2 and 116.7°C for the three types of substrates in the same order as above. Fig. 3 and 4 also demonstrate that transistors on the original Si handler and after transfer bonding on Cu exhibit similar thermal behavior. Although the stack with the copper host substrate theoretically holds the lowest total insulance, the transistor on its native Si handler nevertheless demonstrates a slight advantage in terms of thermal dissipation.

This observation can be explained by the lack of consideration of the Kapitza interfacial resistance in the first order analysis developed hereinbefore. For the insertion of a TIM layer consisting of indium between oxidized silicon and copper substrates, the literature reports interface thermal resistance values varying in the range 5×10^{-6} - 2×10^{-5} K·m 2 ·W $^{-1}$ depending on the assembly pressure applied to the stack [26]. In contrast, the Kapitza resistance

of the Si/SiO₂ interface is considerably lower with a value of 2.3×10^{-9} K·m 2 ·W $^{-1}$ which is considered as an upper limit that integrates all sources of uncertainties [32], [33]. By now including in the thermal analysis, the effect of the Kapitza resistance associated with the bottom bonding interface for the three types of substrates, the following conclusions can be drawn: i) the interface thermal resistance of the Si/SiO₂ interface is negligible when compared with the insulance of the various layers summarized in Table 1, ii) the total insulance of the system transferred onto a Cu host substrate is increased by typically 10^{-5} K·m 2 ·W $^{-1}$ which is representative of the Kapitza resistance associated to the indium TIM inserted between SiO₂ and Cu [26], iii) given the high thermal resistance of organic layers reported in Table 1, the total insulance of the system transferred on the PI film is more likely to be governed by the bulk thermal conductivity than the interface one. Summarizing the considerations outlined above, the total insulance corresponding to the Cu host substrate can be re-evaluated at 11×10^{-6} K·m 2 ·W $^{-1}$, making the native silicon handler a slightly more efficient substrate for heat dissipation as experimentally observed in Fig. 3 and 4.




FIGURE 5. n-MOSFET current-voltage characteristics for the original chip on its silicon substrate (Si), after UTTB onto a 250 μm thick copper (Cu) foil and after UTTB onto a 50 μm thick polyimide (PI) film: (a) I_{DS} - V_{DS} characteristics for V_{GS} varied from 0.2 to 1 V in 0.2 V steps (b) I_{DS} - V_{GS} characteristics for $V_{DS} = 0.25, 1$ and 1.5 V.

IV. ELECTRICAL CHARACTERIZATION

Thermal dissipation in both DC and high-frequency small-signal operation is essentially governed by the quiescent bias state of the transistor. The impact of the host substrate on the DC performance is shown in Fig. 5 for n-MOSFETs thermally characterized in the previous section. The obvious observation is the significant attenuation of the kink effect for the transistor bonded on the PI film. The reduced kink effect is also observed to a lesser degree on the Cu host substrate. This phenomenon can be explained by the enhanced self-heating and the well-established reduction, at higher temperature, of impact ionization that governs the kink effect [34], [35]. In Table 2, six indicators have been selected to clearly identify the impact of each substrate on the overall static performance of the considered PDSOI technology.

The main effect introduced by host substrates is the decrease of the maximum saturation drain current (I_{ON}) which is ascribed to mobility reduction with the slightly higher temperature measured on Cu and more significantly on PI. It is worth noting that the Cu host substrate behaves

TABLE 2. Static parameters of n-MOSFETs on their initial rigid silicon (Si) substrate and after transfer onto a Cu and PI flexible film.

MOSFET DC parameters	on native Si	on Cu	on PI
$I_{ON} _{V_{GS}=1\text{V}, V_{DS}=1.5\text{V}} (\mu\text{A}. \mu\text{m}^{-1})$	534	462	397
$I_{OFF} _{V_{GS}=0\text{V}, V_{DS}=1.5\text{V}} (\text{nA}. \mu\text{m}^{-1})$	40.4	69.1	25.2
$I_{ON}/I_{OFF} (\times 10^4)$	1.32	0.67	1.57
$V_{TH} (\text{mV})$	405	384	417
$DIBL (\text{mV})$	254	255	259
$SS (\text{mV/dec})$	89	82	85

like a metal back gate that reinforces the electrostatic control through the BOX. It visibly improves the subthreshold swing (SS) and decreases the threshold voltage (V_{TH}) by ~ 20 mV when compared to the Si case. Little variations of the off-state current (I_{OFF}) is obtained and explained by the V_{TH} shifts. Overall, the electrostatic integrity of the transistor is preserved and the main effect of UTTB on Cu and PI is limited to a reduced current drive resulting from self-heating.

V. CONCLUSION

In this letter, we have analyzed the self-heating effect resulting from ultimate-thinning-and-transfer-bonding of SOI-MOS transistors onto low and high thermal conductivity substrates like PI and Cu, respectively. Measured thermal maps confirm the high temperature rise for PI that results in a current decrease and mitigation of the kink effect. Interestingly, a Cu host substrate experiences a smaller current reduction than the PI substrate and generates a beneficial effect in strengthening electrostatic integrity. It is therefore an excellent substrate for enhancing MOS technologies with additional properties of mechanical flexibility while preserving high frequency operation as previously shown in [1], [4], [7], [8], [36]. In addition, this work demonstrates that UTTB performed on a thin Cu substrate is effective in maintaining heat dissipation at a level very close to that of the native thick silicon substrate despite the introduction of Kaptiza resistances associated to the Si/SiO₂/In/Cu interfaces substantially higher than that of the native Si/SiO₂/Si interfaces.

REFERENCES

- [1] A. Lecavelier des Etangs-Levallois *et al.*, “A converging route towards very high frequency, mechanically flexible, and performance stable integrated electronics,” *J. Appl. Phys.*, vol. 113, no. 15, pp. 1–9, Mar. 2013. doi: [10.1063/1.4801803](https://doi.org/10.1063/1.4801803).
- [2] P. Friederich, A. Fedai, S. Kaiser, M. Konrad, N. Jung, and W. Wenzel, “Towards design of novel materials for organic electronics,” *Adv. Mater.*, vol. 31, no. 26, pp. 1–16, Apr. 2019. doi: [10.1002/adma.201808256](https://doi.org/10.1002/adma.201808256).
- [3] S. Gupta, W. T. Navaraj, L. Lorenzelli, and R. Dahiya, “Ultra-thin chips for high-performance flexible electronics,” *NPJ Flexible Electron.*, vol. 2, pp. 1–17, Mar. 2018. doi: [10.1038/s41528-018-0021-5](https://doi.org/10.1038/s41528-018-0021-5).
- [4] J. Philippe *et al.*, “Application-oriented performance of RF CMOS technologies on flexible substrates,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Washington, DC, USA, 2015, pp. 15.7.1–15.7.4. doi: [10.1109/IEDM.2015.7409707](https://doi.org/10.1109/IEDM.2015.7409707).

- [5] J.-H. Seo, K. Zhang, M. Kim, W. Zhou, and Z. Ma, "High-performance flexible BiCMOS electronics based on single-crystal Si nanomembrane," *NPJ Flexible Electron.*, vol. 1, pp. 1–7, Sep. 2017. doi: [10.1038/s41528-017-0001-1](https://doi.org/10.1038/s41528-017-0001-1).
- [6] E. Menard, R. G. Nuzzo, and J. A. Rogers, "Bendable single crystal silicon thin film transistors formed by printing on plastic substrates," *Appl. Phys. Lett.*, vol. 86, no. 9, pp. 1–3, Feb. 2005. doi: [10.1063/1.1866637](https://doi.org/10.1063/1.1866637).
- [7] A. Lecavelier des Etangs-Levallois *et al.*, "150-GHz RF SOI-CMOS technology in ultrathin regime on organic substrate," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1510–1512, Nov. 2011. doi: [10.1109/LED.2011.2166241](https://doi.org/10.1109/LED.2011.2166241).
- [8] A. Lecavelier des Etangs-Levallois *et al.*, "Radio-frequency and low noise characteristics of SOI technology on plastic for flexible electronics," *Solid-State Electron.*, vol. 90, pp. 73–78, Dec. 2013. doi: [10.1016/j.sse.2013.02.049](https://doi.org/10.1016/j.sse.2013.02.049).
- [9] D. Leguillon and E. Martin, "The strengthening effect caused by an elastic contrast—Part I: The bimaterial case," *Int. J. Fracture*, vol. 179, nos. 1–2, pp. 157–167, Nov. 2012. doi: [10.1007/s10704-012-9787-y](https://doi.org/10.1007/s10704-012-9787-y).
- [10] S. Khandelwal, J. Watts, E. Tamilmanni, and L. Wagner, "Scalable thermal resistance model for single and multi-finger silicon-on-insulator MOSFETs," in *Proc. IEEE Int. Conf. Microelectron. Test Struct. (ICMTS)*, Amsterdam, The Netherlands, 2011, pp. 182–185. doi: [10.1109/ICMTS.2011.5976843](https://doi.org/10.1109/ICMTS.2011.5976843).
- [11] O. L. Neel and M. Haond, "Electrical transient study of negative resistance in SOI MOS transistors," *Electron. Lett.*, vol. 26, no. 1, pp. 73–74, Jan. 1990. doi: [10.1049/el:19900048](https://doi.org/10.1049/el:19900048).
- [12] C.-T. Chuang *et al.*, "Scaling planar silicon devices," *IEEE Circuits Devices Mag.*, vol. 20, no. 1, pp. 6–19, Jan./Feb. 2004. doi: [10.1109/MCD.2004.1263403](https://doi.org/10.1109/MCD.2004.1263403).
- [13] D. J. Walkey, T. J. Smy, R. G. Dickson, J. S. Brodsky, D. T. Zweidinger, and R. M. Fox, "Equivalent circuit modeling of static substrate thermal coupling using VCVS representation," *IEEE J. Solid-State Circuits*, vol. 37, no. 9, pp. 1198–1206, Sep. 2002. doi: [10.1109/JSSC.2002.801200](https://doi.org/10.1109/JSSC.2002.801200).
- [14] B. M. Tenbroek, M. S. L. Lee, W. Redman-White, R. J. T. Bunyan, and M. J. Uren, "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS," *IEEE J. Solid-State Circuits*, vol. 33, no. 7, pp. 1037–1046, Jul. 1998. doi: [10.1109/4.701253](https://doi.org/10.1109/4.701253).
- [15] W. S. A. Rieutort-Louis *et al.*, "Integrating and interfacing flexible electronics in hybrid large-area systems," *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 5, no. 9, pp. 1219–1229, Sep. 2015. doi: [10.1109/TCAPMT.2015.2448755](https://doi.org/10.1109/TCAPMT.2015.2448755).
- [16] A. M. Hussain and M. M. Hussain, "CMOS-technology-enabled flexible and stretchable electronics for Internet of everything applications," *Adv. Mater.*, vol. 28, no. 22, pp. 4219–4249, Nov. 2015. doi: [10.1002/adma.201504236](https://doi.org/10.1002/adma.201504236).
- [17] C. Raynaud *et al.*, "65nm low power (LP) SOI technology on high resistivity (HR) substrate for WLAN and Mmwave SOCs," *ECS Trans.*, vol. 19, no. 4, pp. 257–264, 2009. doi: [10.1149/1.3117416](https://doi.org/10.1149/1.3117416).
- [18] P. B. Chu *et al.*, "Controlled pulse-etching with xenon difluoride," in *Proc. IEEE Int. Conf. Solid-State Sensors Actuators*, Chicago, IL, USA, 1997, pp. 665–668. doi: [10.1109/SENSOR.1997.613739](https://doi.org/10.1109/SENSOR.1997.613739).
- [19] M. Haras *et al.*, "Fabrication of thin-film silicon membranes with phononic crystals for thermal conductivity measurements," *IEEE Electron Device Lett.*, vol. 37, no. 10, pp. 1358–1361, Oct. 2016. doi: [10.1109/LED.2016.2600590](https://doi.org/10.1109/LED.2016.2600590).
- [20] P. Vulto, "A lab-on-a-chip for automated RNA extraction from bacteria," Ph.D. dissertation, Dept. Microsyst. Eng., Freiburg Univ., Freiburg im Breisgau, Germany, 2008.
- [21] A. Steegen and K. Maex, "Silicide-induced stress in Si: Origin and consequences for MOS technologies," *Mater. Sci. Eng. Rep.*, vol. 38, no. 1, pp. 1–53, Jun. 2002. doi: [10.1016/S0927-796X\(02\)00006-2](https://doi.org/10.1016/S0927-796X(02)00006-2).
- [22] M. Tilli and A. Haapalinnan, "Properties of silicon," in *Handbook of Silicon Based MEMS Materials and Technologies*, 2nd ed., M. Tilli, T. Motooka, V. M. Airaksinen, S. Franssila, M. Paulasto-Kröckel, and V. Lindroos, Eds. Amsterdam, The Netherlands: Elsevier, pp. 3–17, 2015. [Online]. Available: <https://www.sciencedirect.com>
- [23] A. Lecavelier des Etangs-Levallois, "Very high frequency, mechanically flexible and performance stable integrated electronics based on SOI-CMOS transfer bonding on plastic substrates," Ph.D. dissertation, IEMN Lab., Lille Univ., Villeneuve-d'Ascq, France, 2013.
- [24] P. A. Wang, "Industrial challenges for thin wafer manufacturing," in *Proc. 4th World Conf. Photovolt. Energy Convers.*, Waikoloa, HI, USA, 2006, pp. 1179–1182. doi: [10.1109/WCPEC.2006.279391](https://doi.org/10.1109/WCPEC.2006.279391).
- [25] J. Liu, T. Wang, B. Calberg, and M. Inoue, "Recent progress of thermal interface materials," in *Proc. 2nd Electron. Syst. Integr. Technol. Conf. (ESTC)*, Greenwich, U.K., 2008, pp. 351–358. doi: [10.1109/ESTC.2008.4684374](https://doi.org/10.1109/ESTC.2008.4684374).
- [26] A. Whittemore and R. C. Lasky, "Virtues of indium as a thermal interface material," *Chip Scale Rev.*, vol. 12, pp. 56–59, Apr./May 2008.
- [27] R. Hull, Ed., *Properties of Crystalline Silicon*. London, U.K.: INSPEC, 1999.
- [28] M. B. Kleiner, S. A. Kühn, and W. Weber, "Thermal conductivity measurements of thin silicon dioxide films in integrated circuits," *IEEE Trans. Electron Devices*, vol. 43, no. 9, pp. 1602–1609, Sep. 1996. doi: [10.1109/16.535354](https://doi.org/10.1109/16.535354).
- [29] M. Ekpu, R. Bhatti, N. Ekere, and S. Mallik, "Advanced thermal management materials for heat sinks used in microelectronics," in *Proc. 18th Eur. Microelectron. Packag. Conf.*, Brighton, U.K., 2011, pp. 1–8.
- [30] M. B. Dogruoz and M. Arik, "On the conduction and convection heat transfer from lightweight advanced heat sinks," *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 33, no. 2, pp. 424–431, Jun. 2010. doi: [10.1109/TCAPT.2009.2039794](https://doi.org/10.1109/TCAPT.2009.2039794).
- [31] T. Wang *et al.*, "Enhanced thermal conductivity of polyimide composites with boron nitride nanosheet," *Sci. Rep.*, vol. 8, pp. 1–8, Jan. 2018. doi: [10.1038/s41598-018-19945-3](https://doi.org/10.1038/s41598-018-19945-3).
- [32] B. Deng, A. Chernatynskiy, M. Khafizov, D. H. Hurley, and S. R. Phillpot, "Kapitza resistance of Si/SiO₂ interface," *J. Appl. Phys.*, vol. 115, no. 8, pp. 1–7, Feb. 2014. doi: [10.1063/1.4867047](https://doi.org/10.1063/1.4867047).
- [33] D. H. Hurley, M. Khafizov, and L. Shinde, "Measurement of the Kapitza resistance across a bicrystal interface," *J. Appl. Phys.*, vol. 109, no. 8, pp. 1–5, Apr. 2011. doi: [10.1063/1.3653829](https://doi.org/10.1063/1.3653829).
- [34] D. J. Massey, J. P. R. David, and G. J. Rees, "Temperature dependence of impact ionization in submicrometer silicon devices," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2328–2334, Sep. 2006. doi: [10.1109/TED.2006.881010](https://doi.org/10.1109/TED.2006.881010).
- [35] H.-K. Yu, J.-S. Lyu, S.-W. Kang, and C.-K. Kim, "A physical model of floating body thin film silicon-on-insulator nMOSFET with parasitic bipolar transistor," *IEEE Trans. Electron Devices*, vol. 41, no. 5, pp. 726–732, May 1994. doi: [10.1109/16.285024](https://doi.org/10.1109/16.285024).
- [36] J. Philippe *et al.*, "Characterization of flexible CMOS technology transferred onto a metallic foil," in *Proc. Joint Int. EUROSOI Workshop Int. Conf. Ultimate Integr. Silicon (EUROSOI-ULIS)*, Bologna, Italy, 2015, pp. 197–200. doi: [10.1109/ULIS.2015.7063747](https://doi.org/10.1109/ULIS.2015.7063747).