Binary de Bruijn interconnection network for a flexible LDPC/turbo decoder - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

Binary de Bruijn interconnection network for a flexible LDPC/turbo decoder

Hazem Moussa
  • Fonction : Auteur
  • PersonId : 1019831
Michel Jezequel

Résumé

This paper proposes a novel on-chip interconnection network adapted to a flexible multiprocessor LDPC/turbo decoder and based on the de Bruijn network. The main characteristics of this network -including its logarithmic diameter, scalable aggregate bandwidth, and optimized routing technique- allow it to efficiently support the communication-intensive nature of the two decoding techniques. We present a detailed hardware implementation of the routers and the network interfaces as well as the packet format and the routing algorithm. In order to evaluate the performance of the proposed network, a generic RTL VHDL description has been developed and synthesized with ST CMOS 0.18 μm technology. The flexibility and the scalability of this on-chip communication network enable it to be used in the emerging multi-code applications and standards. In addition, the results obtained for a 16-processor network demonstrate a major aggregate bandwidth of 296 Gbps with a relative small area of 3.56 mm2.
Fichier principal
Vignette du fichier
04541363.pdf (402.32 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02194923 , version 1 (26-07-2019)

Identifiants

Citer

Hazem Moussa, Amer Baghdadi, Michel Jezequel. Binary de Bruijn interconnection network for a flexible LDPC/turbo decoder. IEEE International Symposium on Circuits and Systems (ISCAS 2008), May 2008, Seattle, WA, United States. pp.97-100, ⟨10.1109/ISCAS.2008.4541363⟩. ⟨hal-02194923⟩
33 Consultations
145 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More