Multiprocessor System-on-Chip Prototyping Using Dynamic Binary Translation - Archive ouverte HAL Accéder directement au contenu
Chapitre D'ouvrage Année : 2017

Multiprocessor System-on-Chip Prototyping Using Dynamic Binary Translation

Résumé

Dynamic binary translation is a processor emulation technology that allows to execute in a very efficient manner a binary program for an instruction-set architecture A on a processor having instruction-set architecture B. This chapter starts by giving a rapid overview of the dynamic binary translation process and its peculiarities. Then, it focuses on the support for SIMD instruction and the translation for VLIW architectures, which bring upfront new challenges for this technology. Next, it shows how the translation process can be enhanced by the insertion of instructions to monitor nonfunctional metrics, with the aim of giving, for instance, timing or power consumption estimations. Finally, it details how it can be integrated within virtual prototyping platforms, looking in particular at the synchronization issues.

Dates et versions

hal-02152482 , version 1 (11-06-2019)

Licence

Paternité - Pas d'utilisation commerciale

Identifiants

Citer

Frédéric Pétrot, L. Michel, Cl. Deschamps. Multiprocessor System-on-Chip Prototyping Using Dynamic Binary Translation. Handbook of Hardware/Software Codesign, springer, pp.565-591, 2017, 978-94-017-7266-2. ⟨10.1007/978-94-017-7267-9⟩. ⟨hal-02152482⟩

Collections

UGA CNRS TIMA
35 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More