



**HAL**  
open science

# Compatibility of VJFET Technology with MESFET Fabrication and Its Interest for System Integration: Fabrication of 6H and 4H-SiC 110 V Lateral MESFET

Dominique Tournier, Phillippe Godignon, Josep Montserrat, Dominique  
Planson, Jean-Pierre P Chante, F. Sarrus

► **To cite this version:**

Dominique Tournier, Phillippe Godignon, Josep Montserrat, Dominique Planson, Jean-Pierre P Chante, et al.. Compatibility of VJFET Technology with MESFET Fabrication and Its Interest for System Integration: Fabrication of 6H and 4H-SiC 110 V Lateral MESFET. Materials Science Forum, 2002, 389-393, pp.1403-1406. 10.4028/www.scientific.net/MSF.389-393.1403 . hal-02151712

**HAL Id: hal-02151712**

**<https://hal.science/hal-02151712>**

Submitted on 9 Jun 2019

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Compatibility of VJFET Technology to MESFET Fabrication and its Interest to System Integration :

## Fabrication of 6H and 4H-SiC 110V Lateral MESFET.

D.Tournier<sup>1,2</sup>, P. Godignon<sup>2</sup>, J.Montserrat<sup>2</sup>, D.Planson<sup>1</sup>, J.P.Chante<sup>1</sup>, F. Sarrus<sup>3</sup>

<sup>1</sup> Centre de Génie Electrique de Lyon (CEGELY) INSA-LYON, UMR 5005 CNRS, Bat 401, 20 av. Einstein, 69621 Villeurbanne, France.

<sup>2</sup> Centro Nacional de Microelectrónica (CNM), Campus universidad de Barcelona, 08193 Bellaterra, España.

<sup>3</sup> Ferraz Shawmut, rue Vaucanson, 69720 St Bonnet de Mure, France

---

**Keywords :** MESFET, VJFET, Technology compatibility, system integration

**Abstract.** Integration of Power devices with their control circuitry is a usual challenge in Si and SiC technologies to increase efficiency of power switch and systems. The purpose of this article is to evaluate the integration compatibility of lateral MESFETs within a Vertical power JFET fabrication technology. The interest of this method is to allow control circuitry based on MESFET devices to get both power devices and control circuits on the same die. Several possibilities can be foreseen for the realization of lateral SiC-MESFETs [1], using conductive substrates or semi-insulating wafers. Other possibilities, more compatible with a vertical power device process, are P and N well formation by ion implantation to form the lateral channel. The description of the fabrication process presented below is a part of the fabrication process of a VJFET designed for high voltage current limitation [2]. High energy implantation, RIE etching adjustment and metal contact annealing are the critical steps of the fabrication of this device and will be developed in the process description. Electrical characterization of fabricated MESFET exhibit specific on resistance of  $38\text{m}\Omega\cdot\text{cm}^2$  and a transconductance value of  $0,4\text{ mS}\cdot\text{mm}^{-1}$ . These results demonstrate VJFET and MESFET fabrication technology compatibility. Keys points to improve for the next generation of devices will be presented as well.

### Introduction

Getting both power devices and their associated control circuitry on same die is interesting in terms of efficiency, reducing chips interconnections number subject to both thermal and mechanical stress leading to component failure. A solution to avoid this is to get both power and control on the same wafer. SOI offers solution and lateral power devices have been done with both power and control on the same chip. Unfortunately, those kind of devices are usually designed for low voltage components. Using vertical devices such as VJFET, Thyristor or IGBT allows fabrication of high voltage devices. Getting both high voltage components and its command let us implement intelligent devices such as self protected IGBT against short circuit, or cascode association one same chip. Several solution can be foreseen to realize such components on the same die : connection by bonding, wafer bonding, stack with vertical connection, local SOI zone formation on a vertical component. The challenge consists in the reduction of the number of fabrication steps combined with high efficiency of the completed device.

## 1. VJFET and MESFET Fabrication Compatibility.

The fabrication compatibility between a VJFET and a lateral MESFET with a *reduced number of mask* is presented below. Figures 1 and 2 presents cross sections of the VJFET and lateral MESFET and their similarities.




Fig. 1 Cross section of the VJFET.

Fig. 2 Cross section of the MESFET.

Those matches enables the potential realization of both components at same time. The p-type buried layer doesn't have the same role in each device. In the case of the VJFET, it allows current limitation with surface channel definition and a lateral control of the current while applying a bias voltage between gate and source. Regarding the MESFET, the function of the p-type buried layer consist of insulation from the wafer and pinch off of the horizontal channel in conjunction with then Schottky gate action.

## 2. MESFET Operation.

Parameters such as channel doping concentration have been fixed by the design of the VJFET. We have designed the gate of the MESFET considering fabrication capabilities. The source electrode is connected to the p-type buried layer in order to control the gate bias voltage. Without gate bias applied, the MESFET is normally on. Rising the drain bias will cause reverse bias of the pn junction formed between the p-type buried layer and surface channel resulting in a local extension of space charge and the saturation of the current. An ISE-TCAD simulated result view illustrate the mechanism of saturation of the current (figure 3).





Fig. 3 Mesfet current density at pinch-off ( $V_{DS} = 50V$ ,  $V_{GS} = 0V$ ).

While applying a gate bias, a restriction of the lateral channel is induced causing reduction of current as in the classical MESFET. This structure allows the control of channel restriction by both JFET (between drain and p-type buried layer) and MESFET effects.

### 3. Process Fabrication Description


Both 6H and 4H SiC wafers were used for the device fabrication. N-type epitaxial layers with doping concentration in the range of  $5 \times 10^{15} \text{ cm}^{-3}$  ( $15\mu\text{m}$ ) were purchased from Cree INC. A high energy Al implantation ( $2\text{MeV}$  with a dose of  $10^{14} \text{ cm}^{-2}$  @ $400^\circ\text{C}$ ) has been performed to form the p-type buried layer. Figure 4 presents simulated profile and SIMS analysis after the thermal annealing step.  $\text{N}^+$  areas were then implanted (Dose of  $10^{15} \text{ cm}^{-2}$ ) for contact zones of the drain and source. Then an n-type box profile was formed at the surface of the wafer by multiple N implantation ( $9,8 \times 10^{12} \text{ cm}^{-2}$ ) to define the surface channel. RIE etching ( $1,2 \mu\text{m}$ ), adjusted in relation with simulated profile of Al implantation [3], was performed to contact the p-type buried layer.



**Fig. 4 Simulated Al profile and SIMS analysis results.**

Peripheral protection of the MESFET was realized by a field plate whereas the VJFET is protect by both field plate and JTE. The wafers were finally annealed at  $1700^\circ\text{C} / 30 \text{ min}$ .

Thermal oxidation followed by an oxide deposition was carried out to form the passivation layer. The final step was metal contact formation.




**Fig. 5 Top view of fabricated MESFET.**

Ni or W layers were deposited and then annealed at the same time for gate and ohmic contacts. Both ohmic and Schottky contacts were simultaneously realized using one mask level for metal patterning. A top picture of the fabricated MESFET is presented in Figure 5. No additional steps are required to achieve VJFET fabrication due to the similarities with MESFET.

### 4. Electrical Characterization and Discussion.


The extracted contact resistivity is in the range of  $3,57 \times 10^{-6} \Omega \cdot \text{cm}^2$  for the Ni 6H-SiC samples (annealing time: 3 min at  $900^\circ\text{C}$ ) (Figure 6), and  $7,7 \times 10^{-5} \Omega \cdot \text{cm}^2$  for the 4H-SiC, values in the state of the art [4]. The 4H-SiC MESFET specific on resistance is  $38 \text{ m}\Omega \cdot \text{cm}^2$  and the transconductance is  $0,4 \text{ mS} \cdot \text{mm}^{-1}$  (higher value :  $40 \text{ mS} \cdot \text{mm}^{-1}$ ). This low value is mainly due to high reverse leakage current of the Schottky contact.



**Fig. 6 TLM measurements of 6H-SiC sample.**


An on-state current density of  $300\text{A}/\text{cm}^2$  at  $V_{DS} = 110\text{V}$  has been reached as shown in the Figure 7.

Getting both command and control circuitry on the same chip can cause insulation problems. This is the function of the p-type buried layer. The PN rectifier formed between the p-type buried layer and the epitaxial layer (source/bulk) exhibits a blocking voltage of  $950\text{V}$  at  $1.10^{-3}\text{A}/\text{cm}^2$ , a very low leakage current density compared to saturation current of MESFET.



**Fig. 7  $I_{DS}(V_{DS})$  versus gate to source applied voltage.**

Dynamic resistance as function of gate to source bias has been investigated and remains constant up to  $V_{GS} = -15\text{V}$  at a value of  $50\text{ k}\Omega/\text{mm}$  and rises up to  $170\text{ k}\Omega/\text{mm}$  with  $V_{GS} = -20\text{V}$ . This fact is attribute to gate leakage current. In the case of nickel, a metal anneal has been done. The Schottky gate contact was lost and not connected for this measurement (Figure 8). Good ohmic contacts were formed, leading to a rise of current but inducing a degradation of saturation linearity. Nickel reaction with SiC involving channel geometry modification is probably at the origin of this. Using W instead of Ni should avoid this problem.



**Fig. 8. Metal annealing effect on electrical characteristics.**

## Conclusion

Full compatibility of fabrication of SiC-VJFETs and lateral SiC-MESFETs has been demonstrated. High power density has been reached ( $30\text{kW}/\text{cm}^2$ ). State of art ohmic contact values were obtained. Next batch fabrication challenge will consist of both VJFET and MESFET optimization to realize a self controlled current limiter by a cascode-like association of MESFETs and VJFET. Metallization optimization will remain the main point to improve in the next generation of devices. Therefore, two mask levels for metal deposition and patterning should be envisaged with different metal deposition and annealing steps. This compatibility of fabrication should allow us to increase efficiency of power switches and systems as it enables both power devices and control circuits on the same die.

## Acknowledgment

We would like to thank Ferraz-Shawmut Company for their financial support of this work and the European Community for the Access to Research Infrastructure action of the improving Human Potential Program. High energy implantation was done at the LAMEL (Bologna, Italy).

## References

- [1] Nilsson & al, "characterization of SiC MESFET on conducting substrate", p1255-p1258, ICSCRM'99.
- [2] Tournier & al, "Simulation study of a novel current limiting device : a vertical  $\alpha$ -SiC JFET – Controlled Current Limiter", ICSCRM01, Tsukuba, Japan. (to be published)
- [3] Morvan, "Modélisation de l'implantation ionique dans  $\alpha$ -SiC et application à la conception de composant de puissance". Th. Doct. INSA-Lyon, 1998, 298p.
- [4] Matsunami H. "Progress in Wide Bandgap Semiconductor SiC for Power devices", p3-9, ISPSD'00, 22-25 May.