

#### **Open Archive Toulouse Archive Ouverte (OATAO)**

OATAO is an open access repository that collects the work of some Toulouse researchers and makes it freely available over the web where possible.

This is an author's version published in: https://oatao.univ-toulouse.fr/23035

**Official URL**:

#### To cite this version :

Rizzolo, Serena and Goiffon, Vincent and Corbière, Franck ,... [et al.] Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels. (2018) In: Radiation Effects on Optoelectronic Detectors (CNES Workshop), 28 November 2018 (Toulouse, France). (Unpublished)

Any correspondence concerning this service should be sent to the repository administrator: <u>tech-oatao@listes-diff.inp-toulouse.fr</u>

## Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels

<u>S. Rizzolo</u>, V. Goiffon, F. Corbière, R. Molina, A. Chabane, S. Girard, P. Paillet, P. Magnan, A. Boukenter, T. Allanche, C. Muller, C. Monsanglant Louvet, M. Osmond, H. Desjonqueres, J-R Macé, P. Burnichon, J-P Baudu, S. Plumeri





Institut Supérieur de l'Aéronautique et de l'Espace

SUPAERO

1296

#### **Context and motivation**

**CAMRAD project** looks to develop and test under real conditions a high-performance imaging system:

- Characterization and monitoring of nuclear wastes
- Maintenance and instrumentation of nuclear facilities

Characteristics of the prototype:

- CMOS based color camera
- High resolution
- Compact design
- Radiation hardness at TID > 1 MGy(SiO<sub>2</sub>)







1

#### **Context and motivation**

**CAMRAD project** looks to develop and test under real conditions a high-performance imaging system:

- Characterization and monitoring of nuclear wastes
- Maintenance and instrumentation of nuclear facilities

Characteristics of the prototype:

- CMOS based color camera
- High resolution
- Compact design
- Radiation hardness at TID > 1 MGy(SiO<sub>2</sub>)







1

## Exploration study on lab test chips to identify the best candidate for the final prototype

#### CAMRAD investigated CMOS Image Sensors



 $\Box$  TID up to 1MGy(SiO<sub>2</sub>)

□ 4 CMOS Image Sensors

designed at ISAE-SUPAERO

3 180 nm CIS processes

**2** readout chain architectures

- Mixed 3.3 V and 1.8 V MOSFETs
- Full 1.8 V MOSFETs

**16 pixel designs** 

- Standard 3T photodiode
- Partially Pinned 3T photodiode
- Radiation hardened by design photodiodes

## Overview on the standard CIS photodiodes

Standard 3T Photodiode

#### **Partially Pinned Photodiode**

**Pinned Photodiode** 



- Widely evaluated under irradiation.
- STI positive trapped charges lead to a short circuits between pixels
- Change of the photodiode capacitance



- Never investigated under irradiation
- P+ implant to cover the N region
- Prevent the contact between the depletion region and the oxides

 PPD suffers from severe degradation due to TID

- Charge transfer degradation
- dark current increase
- Trapped charges in the PMD and in the spacers.

B. Pain et al. , Proc. SPIE, vol. 5167, 2004 B. R. Hancock et al., Proc. SPIE, vol. 4306, 2001 P. R. Rao et al., Solid-State Electron, vol. 52, 2008. V. Goiffon et al., IEEE Trans. Nucl. Sci., vol. 61, 2014

## Overview on the standard CIS photodiodes

Standard 3T Photodiode

#### **Partially Pinned Photodiode**

**Pinned Photodiode** 



- Widely evaluated under irradiation.
- STI positive trapped charges lead to a short circuits between pixels
- Change of the photodiode capacitance



- Never investigated under irradiation
- P+ implant to cover the N region
- Prevent the contact between the depletion region and the oxides

 PPD suffers from severe degradation due to TID

- Charge transfer degradation
- dark current increase
- Trapped charges in the PMD and in the spacers.

3

B. Pain et al. , Proc. SPIE, vol. 5167, 2004 B. R. Hancock et al., Proc. SPIE, vol. 4306, 2001 P. R. Rao et al., Solid-State Electron, vol. 52, 2008. V. Goiffon et al., IEEE Trans. Nucl. Sci., vol. 61, 2014

## CAMRAD Project: Studied photodiode structures

Standard 3T Photodiode

Partially Pinned Photodiode

Gate Overlap pixel design







Δ

- 1. Study the influence of the manufacturing process on the CIS radiation hardness
- 2. Investigate the radiation effects in different photodiodes design and radiation hardened by design solutions

#### CAMRAD investigated CMOS Image Sensors



 $\Box$  TID up to 1MGy(SiO<sub>2</sub>)

4 CMOS Image Sensors

□ <u>3 180 nm CIS processes</u>

**2** readout chain architectures

- Mixed 3.3 V and 1.8 V MOSFETs
- Full 1.8 V MOSFETs

#### 1. Study the influence of the manufacturing process on the CIS radiation hardness

#### Readout chain degradation at TID up to 100 Mrad

- Manufacturing process impacts the radiation hardness of the readout chain:
- $\rightarrow$  TID MOSFETs V\_{th} shift depends on the technology



[5] V. Goiffon, IEEE NSREC 2017, New Orleans, LA

#### Readout chain degradation at TID up to 100 Mrad

- Manufacturing process impacts the radiation hardness of the readout chain:
- $\rightarrow$ TID MOSFETs V<sub>th</sub> shift depends on the technology
- 1.8 V MOSFETs exhibit the lower threshold voltage shift



[5] V. Goiffon, IEEE NSREC 2017, New Orleans, LA

#### Readout chain degradation at TID up to 100 Mrad

- Manufacturing process impacts the radiation hardness of the readout chain:
- $\rightarrow$ TID MOSFETs V<sub>th</sub> shift depends on the technology
- 1.8 V MOSFETs exhibit the lower threshold voltage shift
- N MOSFETs threshold voltage induced shift is less than in P MOSFETs



#### TID induced dark current increase

#### Gate Overlap pixel design



#### TID induced dark current increase

7

#### Gate Overlap pixel design



 Manufacturing process impacts dark current CIS performances before and after TID up to 100 Mrad → <u>CISs from foundry B have the highest dark</u> <u>current</u>

2. 1.8 V CISs exhibit the best dark current values after irradiation

 $\rightarrow$  <u>7X reduction @100 Mrad for foundry C</u>

## Sum up 1/2: Manufacturing process impact

# Manufacturing process impacts the two main radiation induced degradations:

- Readout chain MOSFETs threshold voltage shift is minimized in Foundry B CISs
- Lower dark current values are exhibited by Foundry A CISs
- Non-uniformity appears in the pixel array for Foundry B CISs

□ For all the tested technologies:

- 1.8V MOSFETs exhibit the lower threshold voltage shift
- N MOSFETs are the most radiation tolerant.
- 1.8V sensors exhibit the best dark current performances →





#### CAMRAD investigated CMOS Image Sensors



#### **TID up to 1MGy(SiO<sub>2</sub>)**

<u>16 pixel designs</u>

- Standard 3T photodiode
- Partially Pinned 3T photodiode
- Radiation hardened by design photodiodes

9

#### 2. Improve TID degradation understanding in different photodiodes design

## Dark current evolution with TID: Radiation hardness of partially pinned photodiode



## Dark current evolution with TID: Radiation hardness of partially pinned photodiode



## Dark current evolution with TID: Radiation hardness of partially pinned photodiode









**Positive Gate Voltages** 

Induced defects in

the spacer

contribute to the

dark current



#### Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels 27/11/2018 CNES WS 2018 11

## Investigation on the charge drain mechanism: The proposed drain design



#### Investigation on the charge drain mechanism: Dark current VS TID



Investigation on the charge drain mechanism: Dark current VS Gate voltage at moderate TID



At TID < 10 Mrad dark current decrease with the increase of gate voltage is observed in N<sup>+</sup> Drain design pixels Investigation on the charge drain mechanism: Dark current VS Gate voltage at moderate TID

**Gate Overlap** 





Gate Overlap and N<sup>+</sup> Drain



At TID < 10 Mrad dark current decrease with the increase of gate voltage is observed in N<sup>+</sup> Drain design pixels
The charge drain mechanism is confirmed thanks to VDD N<sup>+</sup> drain

14

Investigation on the charge drain mechanism: Dark current VS Gate voltage at high TID



At TID > 10 Mrad dark current decreases with the increase of gate voltage in both pixels Investigation on the charge drain mechanism: Dark current VS Gate voltage at high TID







Gate Overlap and N<sup>+</sup> Drain



- At TID > 10 Mrad dark current decreases with the increase of gate voltage in both pixels
- □ The charge drain mechanism is active in gate overlap design because of the STI inversion

## Sum up 2/2: Pixel design influence

3T Partially pinned photodiode is more radiation tolerant than standard 3T photodiode for TID < 1 Mrad</p>

#### $\rightarrow$ P<sup>+</sup> layer limits the Si/SiO<sub>2</sub> contact

□ At TID > 1 Mrad partially pinned functionality is lost

- Gate overlap design gives best performances in term of dark current for positive voltages applied to the gate:
  - Gate overlap has to be optimized
  - N<sup>+</sup> Drain biased at VDD allow to control dark charges draining mechanisms



#### **Conclusions and perspectives**

- The manufacturing process has an important impact on the absolute radiation hardness of CIS
  - MOSFET performances
  - Dark Current
- □ The gate overlap design is required for TID beyond 100 Mrad
  - Optimization of Gate overlap
  - Influence of N<sup>+</sup> Drain size on optoelectrical performances
- The charge drain mechanism is confirmed thanks to

#### VDD N+ drain design

#### Further development:

→ Integration of all the functions in a single HD sensor (ADC, Sequencer...)

→ Exploration of other radiation conditions to evaluate the radiation response of these CISs (Charged particles, Neutrons...) for future spatial applications such as Jupiter Missions



Only Gate overlap designs are functional



#### Thank you for your attention!

Contact: <a href="mailto:serena.rizzolo@isae.fr">serena.rizzolo@isae.fr</a>





ISS.





orano