Low-Latency LDPC Decoding Achieved by Code and Architecture Co-Design - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

Low-Latency LDPC Decoding Achieved by Code and Architecture Co-Design

Résumé

A novel low-density parity-check decoder architecture is presented that can achieve a high data throughput while retaining the flexibility to decode a wide range of quasi-cyclic codes. The proposed architecture allows to combine multiple message-update schedules, providing an additional degree of freedom to jointly optimize the code and decoder architecture. Protograph-based code constructions are introduced that exploit this added degree of freedom in order to maximize data throughput, and that are also optimized to reduce the complexity of the required parallel data accesses.For some examples and under an ideal pipeline speedup assumption, the proposed architecture and code designs reduce decoding latency by a factor of $3.2\times$ compared to a decoder using a strict sequential schedule.
Fichier non déposé

Dates et versions

hal-02009983 , version 1 (06-02-2019)

Identifiants

Citer

Elsa Dupraz, Francois Leduc Primeau, François Gagnon. Low-Latency LDPC Decoding Achieved by Code and Architecture Co-Design. ISTC 2018 : IEEE 10th International Symposium on Turbo Codes & Iterative Information Processing, Dec 2018, Hong Kong, Hong Kong SAR China. ⟨10.1109/ISTC.2018.8625276⟩. ⟨hal-02009983⟩
122 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More