First SOI Tunnel FETs with low-temperature process - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2017

First SOI Tunnel FETs with low-temperature process

Résumé

We demonstrate for the first time the fabrication and electrical characterization of planar SOI Tunnel FETs (TFETs) with low temperature (LT) processes devoted to 3D sequential integration. The electrical behavior of these TFETs, with junctions obtained by Solid Phase Epitaxy Regrowth (SPER), is analyzed and compared to reference samples (regular process at high temperature, HT). The threshold voltage (VTH) of p-mode operating TFETs shows a 300 mV reduction with similar ON state currents (wrt HT reference), opening path towards optimized devices (very low VTH & supply voltage VDD).
Fichier non déposé

Dates et versions

hal-02007188 , version 1 (05-02-2019)

Identifiants

Citer

C. Diaz Llorente, C. Le Royer, C-M. Lu, P. Batude, C. Fenouillet-Beranger, et al.. First SOI Tunnel FETs with low-temperature process. 2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Apr 2017, Athens, Greece. pp.9-12, ⟨10.1109/ULIS.2017.7962579⟩. ⟨hal-02007188⟩
22 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More