Scalable supervised machine learning apparatus for computationally constrained devices - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

Scalable supervised machine learning apparatus for computationally constrained devices

Résumé

Computationally constrained devices are devices with typically low resources / computational power built for specific tasks. At the same time, recent advances in machine learning, e.g., deep learning or hierarchical or cascade compositions of machines, that allow to accurately predict / classify some values of interest such as quality, trust, etc., require high computational power. Often, such complicated machine learning configurations are possible due to advances in processing units, e.g., Graphical Processing Units (GPUs). Computationally constrained devices can also benefit from such advances and an immediate question arises: how? This paper is devoted to reply the stated question. Our approach proposes to use scalable representations of ‘trained' models through the synthesis of logic circuits. Furthermore, we showcase how a cascade machine learning composition can be achieved by using ‘traditional' digital electronic devices. To validate our approach, we present a set of prelimin ary experimental studies that show how different circuit apparatus clearly outperform (in terms of processing speed and resource consumption) current machine learning software implementations

Dates et versions

hal-01990698 , version 1 (23-01-2019)

Identifiants

Citer

Jorge Eleazar Lopez Coronado, Andrey Laputenko, Natalia Kushik, Nina Yevtushenko, Stanislav Torgaev. Scalable supervised machine learning apparatus for computationally constrained devices. ICSOFT 2018: 13th International Conference on Software Technologies (ICSOFT), Jul 2018, Porto, Portugal. pp.518 - 528, ⟨10.5220/0006908905520562⟩. ⟨hal-01990698⟩
22 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More