

Repetitive short-circuit measurement on SiC MOSFET

Quentin Molin, Christophe Raynaud, Mehdi Kanoun, Hervé Morel

▶ To cite this version:

Quentin Molin, Christophe Raynaud, Mehdi Kanoun, Hervé Morel. Repetitive short-circuit measurement on SiC MOSFET. ECSCRM'18, Sep 2018, Birmingham, United Kingdom. hal-01980834

HAL Id: hal-01980834

https://hal.science/hal-01980834

Submitted on 14 Jan 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Repetitive short-circuit measurement on SiC MOSFET

Quentin Molin^{1,a*}, Mehdi Kanoun^{2,b}, Christophe Raynaud^{3,c}, Hervé Morel^{3,d}

¹ Supergrid Institute, 21 rue Cyprian, Villeurbanne 69611 CEDEX, France

² EDF R&D, Moret-sur-Loing 77818, France

³ Univ Lyon, INSA Lyon, CNRS, Ampere, F-69621, France

^aquentin.MOLIN@supergrid-institute.com, bmehdi.kanoun@edf.fr, christophe.Raynaud@insalyon.fr, dherve.morel@insa-lyon.fr

Keywords: short-circuits, critical energy, repetitive short-circuits, robustness, gate oxide degradation, 1.7 kV SiC MOSFET.


Abstract. A robustness study for 1.7 kV SiC MOSFETs is presented in this article. After evaluation of the critical energy required for failure, devices went under repetitive short-circuits conditions. Because those power switches went under very stressful mode, the monitoring of key parameters is required to analyze failures which in all occurrence seems to be related to the gate oxide. The strong impact of drain to source voltage on critical energy during short-circuit mode is also investigated. Additionally, test bench and protocols are detailed.

Introduction

In power electronic applications, the use of Silicon Carbide (SiC) material is now largely common. Its potential is superior to Silicon (Si) [1]. For example, it has a wider bandgap of ~ 3.2 eV against 1.12 eV for Si and a critical field strength around ten times stronger resulting in that SiC transistors sustains a much higher voltage with lower static and commutation losses.

4H-SiC MOSFETs as power switches are used on numerous studies to improve efficiency and performances of power converters. However, a weakness of their gate oxide technology [2][3] is a major drawback when it comes to robustness analysis [1]. Those transistors are voltage controlled thus any threshold voltage shift during ageing is a worrying phenomenon for many industrials. Short-circuit especially is a undesirable state in which the device is under considerable stress [4], [5]. This may be destructive for the device. Unfortunately, short-circuits may occur in real-life convertuers

This article reports on experimental repetitive short-circuit "RSC" tests on 1.7 kV 45 m Ω Silicon Carbide MOSFET to assess the robustness of those devices. Key parameters are monitored and presented, like the threshold voltage shift ΔV_{th} or the gate leakage current. Complementary tests are performed to check the gate oxide integrity, such as modified three terminal charge pumping.






Fig.1- a. Short-circuit test bench b. DUT and IGBT gate signals

Short Circuit Test Bench Overall Description

The test bench showed on Fig.1a. is capable of performing short-circuit up to 10 kV. It is based on classical short-circuit test benches [3]. A high voltage power supply is charging the capacitor bank. Then the Si IGBT power module low side is switched ON. A very short time after, the DUT is also switched ON as depicted on Fig.1b. Under those conditions, current is flowing through the device as the DC capacitance is discharging, only limited by the component on-state resistance. Yet between drain and source there is still high voltage, the device under test is on short-circuit conditions during a brief period of time. Nominal value on the gate control is $t_{sc} = 10 \mu s$ and can be adjusted to control short-circuit energy.

Critical energy estimation

Critical energy is the maximal energy the device can withstand before failure. As described in [6], short circuit duration is increased until failure occurs. This value gives us precious data on short-circuit parameters as short-circuit current, drain to source voltage and short-circuit time withstanding are all linked by the following equation

$$E_C = \int_0^{t_{SC}} V_{DS} \cdot I_{SC} \cdot dt \tag{1}$$

Fig. 2 shows how to compute the shortcircuit energy just before failure on #cc1. E_C is computed at approximately 1.5 J. This value is to be taken with a cautious as we figured out later than it can change greatly from one device to another. This figure also shows also the evolution of the saturation current $I_{sc} = 450$ A as a function of the shortcircuit duration for a Drain to Source bias of 500 V. I_{sc} great value was a surprise as it is nearly 6 times the nominal current of the device. However, the curve is typical of a short-circuit condition as it rises quickly and then slows down as saturation current value is decreasing due to self-heating. A further analysis shows a critical aspect of SiC MOSFET behavior under short-circuit condition. JEDEC standard [7] stated that repetitive short-circuit test must be performed at 80% of V_{BR} (breakdown voltage). On a 1.7 kV MOSFET, 80%. V_{BR} = 1.36 kV and the current is still considered saturation equivalent to 450 A.

With a similar critical energy of 1.5 J the short-circuit duration has to be reduced to roughly $t_{sc} = 2.7 \mu s$, which is very difficult to mesure.

To better analyze the short-circuit current, we performed 2 complementary tests. The first one is repetitive at 80 % of E_C, and the other one investigate the influence of the drain to source voltage on the critical energy.




Fig. 2. Drain to source bias and drain current as a function of time on #cc1. The critical short-circuit energy is deduced from area of ID*VDS curve.




Fig. 3. Evolution of "cc2" DUT I_{GSS} as a function of the number of repetitive short-circuits ($V_{DS} = 500 \text{ V}$, $I_D = 450 \text{ A}$, $tsc = 11 \mu s$, E = 1.6 J (0.8Ec)

Repetitive Short-Circuit Tests Measurements

#cc2 went under repetitive short-circuits and the evolution of the gate current I_{GSS} is shown on Fig. 3. The maximum value on the datasheet is 1mA and a typical characterization gives I_{GSS} < 1nA. During short-circuit tests its value is way higher because it is capacitive current. Nonetheless, it can be seen that the 1.7 kV SiC MOSFET cannot withstand more than 167 shortcircuits before degradation. The rise of the gate current shows that the gate is perforated.

Some of the main parameters changes are resumed on Table 1 below. Gate leakage current, threshold voltage, on state resistance, internal gate resistance are all impacted.

A charge pumping curve (Fig. 4) shows that the gate oxide degradation is severe, the waveform doesn't show pumped charged current anymore. Unfortunately, C-V curves cannot be used.

To manage the large variation of the critical energy we propose a step protocol: increasing steps of E_{SC} each 300 short-circuits. Fig. 5 shows the result on one component. Fig. 6 shows the results obtained on several devices used for those tests. The purpose of this test protocol was to decrease the incertitude on the critical energy, which can vary from 1.5 J to 2 J on some components.

Drain to Source Voltage Impact on Critical Energy

We also investigated the impact of the V_{DS} value. The more V_{DS} is increased, the lower the critical energy is. For example, for

Table 1-Evolution of device parameters after RSC

Parameters	Before RSC	After 1000
		RSC
I_{GSS}	39.4 pA	>1 mA
V_{th}	2.86 V	2.98 V
R _{DSon}	$40~\mathrm{m}\Omega$	$80.5~\mathrm{m}\Omega$
R_{g}	1.95 Ω	19.8 Ω
V_{BR}	2.21 kV	2.21 kV




Fig. 4-Charge pumping measurement




Fig. 5-Gate leakage current evolution for $V_{DS} = 500 \text{ V}$

 $V_{DS} = 600 \text{ V} (\sim 35\% \text{ V}_{BR})$ the critical energy is now only of 1.2 J. at the beginning, $E_C = 2 \text{ J}$. it is interesting to see that this device as a critical energy of 2 J, versus 1.7 J for #cc2 presented in the beginning of this article. The stronger the electric field between drain and source is, the lower the energy required to kill devices is.

Conclusions

Short-circuit on SiC MOSFET is a behaviour that is quite worrying. The results presented on this study shows that the withstand time is quite low (\sim 10 μ s), and become even lower (\sim 3 μ s) if the 80 %.V_{BR} condition is respected. Moreover, there is some critical energy spreading between devices of the same references: from 1.5 J to 2 J on the components used for the tests presented here.

The gate oxide is the weakness of SiC MOSFET technology, the electric stress under short-circuits and the temperature




Fig. 6-Ec as a function of different short-circuit withstanding time, for several V_{DS} on #cc6

results in a degradation that kills the gate oxide which end up perforated. For the measured devices, $1.7 \, \text{kV}$ SiC MOSFETs, they can only withstand some hundreds short-circuits at $V_{DS} = 500 \, \text{V}$. Clearly it can be said that from the results presented here, the repetitive short-circuit test is the more stressing scenario of the classical robustness tests.

- [1] G. Liu, B. R. Tuttle, and S. Dhar, "Silicon carbide: A unique platform for metal-oxide-semiconductor physics," *Appl. Phys. Rev.*, vol. 2, no. 2, p. 021307, Jun. 2015.
- [2] R. Ouaida, M. Berthou, J. Leon, X. Perpina, S. Oge, P. Brosselard, and C. Joubert, "Gate Oxide Degradation of SiC MOSFET in Switching Conditions," 2014.
- [3] T.-T. Nguyen, A. Ahmed, T. V. Thang, and J.-H. Park, "Gate Oxide Reliability Issues of SiC MOSFETs Under Short-Circuit Operation," *Power Electronics, IEEE Transactions on*, vol. 30, no. 5, pp. 2445–2455, May 2015.
- [4] M. Berthou, P. Bevilacqua, J. Fonder, and D. Tournier, "Repetitive Short-Circuit tests on SiC VMOS devices," *proceedings of the 10th ECSCRM*, 2015.
- [5] G. Romano, A. Fayyaz, M. Riccio, L. Maresca, G. Breglio, A. Castellazzi, and A. Irace, "A Comprehensive Study of Short-Circuit Ruggedness of Silicon Carbide Power MOSFETs," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 3, pp. 978–987, Sep. 2016.
- [6] C. Chen, D. Labrousse, S. Lefebvre, M. Petit, C. Buttay, and H. Morel, "Robustness in short-circuit Mode of SiC MOSFETs," in *PCIM Europe 2015; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management; Proceedings of*, 2015, pp. 1–8.
- [7] JEDEC, Short Circuit Withstand Time Test Method JESD24-9. 2002.