



**HAL**  
open science

# High performance Spin-Orbit-Torque (SOT) based non-volatile standard cell for hybrid CMOS/Magnetic ICs

Kotb Jabeur, Gregory Di Pendina, Guillaume Prenat

► **To cite this version:**

Kotb Jabeur, Gregory Di Pendina, Guillaume Prenat. High performance Spin-Orbit-Torque (SOT) based non-volatile standard cell for hybrid CMOS/Magnetic ICs. *Computer Science and Information Technology*, 2017, 5 (3), pp.91. 10.13189/csit.2017.050301 . hal-01977160

**HAL Id: hal-01977160**

**<https://hal.science/hal-01977160>**

Submitted on 18 Jan 2022

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# High performance Spin-Orbit-Torque (SOT) based non-volatile standard cell for hybrid CMOS/magnetic ICs

Kotb Jabeur, Gregory Di Pendina, Guillaume Prenat

*Univ. Grenoble Alpes, INAC-SPINTEC, F-38000 Grenoble, France*

*CNRS, INAC-SPINTEC, F-38000 Grenoble, France*

*CEA, INAC-SPINTEC, F-38000 Grenoble, France*

*17 rue des Martyrs, Grenoble, France*

*kotb.jabeur@cea.fr, gregory.dipendina@cea.fr, guillaume.prenat@cea.fr*

**Abstract**—Spin-orbit-torque magnetic tunnel junction (SOT-MTJ) is an emergent spintronics device with a promising potential. It resolves many issues encountered in the current MTJs state of the art. Although the existing Spin Transfer Torque (STT) technology is advantageous in terms of scalability and writing current, it suffers from the lack of reliability because of the common write and read path which enhances the stress on the MTJ barrier. Thanks to the three terminal architecture of the SOT-MTJ, the reliability is increased by separating the read and the write paths. Moreover, SOT-induced magnetization switching is symmetrical and very fast. Thus, doors are opened for non-volatile and ultra-fast Integrated Circuits (ICs). In this paper, we present the architecture of a mixed CMOS/Magnetic non-volatile flip-flop (NVFF). We use a compact model of the SOT device developed in Verilog-A language to electrically simulate its behaviour and evaluate its performances. The designed standard cell offers the possibility to use the usual CMOS flip-flop functionality. In addition, it enables storing and restoring the magnetic data by exploiting the non-volatility asset of MTJs when the circuit is powered off. With a 28nm dimension, the SOT-MTJ based NVFF demonstrated a very high speed switching (hundreds of picoseconds) with 7× decrease in term of writing energy when compared to the STT device.

**Keywords**— Spin orbit torque, Compact modelling, Verilog-A, Simulation, Spin transfer torque, MRAM, Flip-flops, Spintronics

## I. INTRODUCTION

Technology innovations are mainly motivated by the worldwide tenders around them. Portable computing and connectivity have a continuous market demand. Thus, various technology advances for smartphones, tablets and wireless devices have seen the light. Nowadays, mobile systems are dominating the semiconductor market. However, one keystone of mobile systems is their power autonomy. For battery-powered applications, energy efficiency is a critical figure of excellence. The great challenge which is facing semiconductor big companies is to provide low power consumption products while improving their performance. In addition, the size of electronic devices has become an attractive standard for the customer. Thus, Integrated Circuits (ICs) are becoming denser.

For four decades, the semiconductor industry has succeeded to follow Moore's law by doubling the performance and the number of transistors in silicon die area

every 18 months. Nevertheless, the last decade, the limits of conventional device scaling are fronting major problems, such as leakage current, performance saturation, acute device variability and process complexity.

Trying to overcome these hurdles, several solutions are studied at technology, circuit and architecture levels. The use of non-volatile devices is appreciated as a promising solution to reduce power consumption, increase data storage safety and offer new functionalities. Several technologies are intensively inspected, for instance, Phase Change Random Access Memory (PCRAM), Ferroelectric RAM (FeRAM), Redox RAM and Magnetic RAM (MRAM). In its 2010 report [1], ITRS identified Redox RAM and MRAM as the two most favourable technologies for embedded memories at advanced technology nodes.

MRAMs exist thanks to the discovery of the Magnetic Tunnel Junction (MTJ) in 1995 [2]. Since then, four main generations of MRAMs have seen the light. The first generation of NV MRAM is magnetic-field controlled known as Field Induced Magnetic Switching (FIMS) [3]. This approach suffers from selectivity and scalability issues. The selectivity issues were partially solved by the so-called "toggle" approach proposed in [4], but field-based writing schemes remain hardly scalable below 90nm. Then, came the Thermally Assisted Switching (TAS), which allowed solving the selectivity issues while reducing the writing energy and improve the scalability [5]. A high writing current is required and consequently increased power consumption and die area due to large transistors and huge write lines. Further, more advanced writing scheme has been proposed to solve the latter issues; spin polarized current can be used through the junction to apply spin transfer torque (STT) [6] [7] and switch the magnetization of the storage layer. Although the writing current has been decreased by orders of magnitude and the scalability issue is improved, two main shortcomings are still limiting the reliability and endurance of STT-MRAMs ; i) the writing current stress can occasionally damage the MTJ barrier, ii) a read operation can undesirably switch the MTJ magnetization state.

Recently, in [8] it has been proved that such an issue could be avoided by the demonstration of Spin-Orbit-Torques in ferromagnetic thin films. In this work, we report the benefits

brought by the SOT device to increase the reliability and performances of MTJ based ICs focusing on a NV flip-flop study case. To do so, we also introduce a macrospin compact model that we developed in Verilog-A language to describe the behaviour of the SOT-MTJ device and enable its integration into semiconductor commercial design flows to realize hybrid CMOS/magnetic ICs. Simulations results show the great potential of SOT-MTJ to improve the writing energy compared with STT-MTJs for a non-volatile flip-flop (NVFF) study case. Results are very encouraging for future complex hybrid magnetic/CMOS systems targeting Application Specific Integrated Circuits (ASICs) and memories.

Section 2 introduces the structure of the SOT-MTJ as well as the compact model used to integrate the device in the CMOS design flow. In section 3, we describe the architecture of the CMOS/magnetic NV flip-flop validated by simulations results. In section 4, we evaluate the performance metrics of the designed cell and we discuss them. Section 5 is the conclusion.

## II. SOT-MTJ : STRUCTURE AND MODELLING

For the 2-terminal STT device shown in figure 1(a), both read and write operations are achieved by passing a current through the junction. Figure 3 (a) shows the 3-terminal structure of the SOT device with independent read and write paths. The magnetic free layer is in contact with a nonmagnetic heavy metal stripe, typically platinum (Pt) [8] [9] or Tantalum (Ta) [10][11]. When injecting a current in the nonmagnetic layer, spin-orbit coupling leads to a perpendicular spin current induced by the spin Hall and Rashba-like effects which is transferred to the magnetization creating a spin torque and inducing magnetization reversal [8].




Fig. 1 Comparison of MTJ based standard bit-cell (a) STT-MTJ based bit-cell (b) SOT-MTJ based bit-cell, In-plane current injection through the write line induces the perpendicular switching of the storage layer (up or down)

The development of a compact model for electrical simulations is a necessary step to integrate exotic devices such as the SOT-MTJ in industrial CMOS design flows. In general, two approaches are used in literature to model MTJs. The first is mainly based on physical equations [12][13] known as “the Landau-Lifshitz-Gilbert (LLG) Equations” [14], the second is more behavioral to fit characterization results [15][16], it is so called ‘analytic’ approach. It is the linearization of the LLG approach at switching points. The first approach describes the behavior of the device more realistically and is generally more generic and flexible. The second one is simpler in implementation but less generic and more adequate for a given technology since parameters can be adapted to experimental data. Compact models can be implemented using a generic language like C and compiled for a given simulator [17], or using a generic language such as Verilog-A [12].

In order to simulate the switching behavior of the SOT-MTJ, we developed a compact model written in Verilog-A language which is on the path to becoming the preferred compact modeling language for both academic and industrial research groups. The modeling approach used for the SOT device is based on macrospin approximations. It describes the SOT-MTJ as a three-terminal logic device and includes the dynamic behavior described by the LLG equations. To follow the variation of the SOT-MTJ resistance, Julière’s model [18] as well as Simmons’s model [19] are used in the expression describing the conductance through the junction. Moreover, for an improved accuracy, we integrate the dynamic conductance given by Brinkman model [20] and we take into consideration the dependence of magneto-resistance on bias voltage. Finally, a special interest is given to Rashba effect and SHE torques inside the LLG equation to highlight the impact of these two factors on the dynamic of magnetization switching intensively argued in [8-13]. Figure 2 shows the simulation results of the SOT-MTJ compact model. The model behavior faithfully corresponds to the theoretical switching of the magnetization  $M_z$  from parallel ‘P’ to ‘AP’ and vice versa depending on the current direction applied during the time. Since the model is dynamic and accurate, we clearly observe the oscillations during the switching (write phase).




Fig. 2 Validation of the SOT-MTJ Verilog-A compact model through electrical simulations




Fig. 3 Transient simulations of CMOS/magnetic mixed NVFF. Two operating modes are possible: CMOS and magnetic modes. During the CMOS mode, the output 'Q' of the NVFF follows the input data 'D' at every rising clock 'clk' edge. During the magnetic mode, we proceed to a read operation by enabling 'Az' and 'R' signals, the output 'Q' corresponds to the '1' or '0' state stored as magnetic data. **Vdd**: supply voltage, **D**: input data, **clk**: clock signal, **Q**: NVFF output, **R**: restore signal, **Az**: auto-zero signal (potential equalizer), **Mz**: magnetization state, **Iw**: writing current




Fig. 4 SOT based NVFF (a) Symbol of the NVFF with the corresponding inputs and outputs (b) Detailed architecture

### III. SOT BASED NV FLIP-FLOP (NVFF) ARCHITECTURE

The architecture of the NVFF meticulously relies to the typical CMOS flip-flop circuitry. The integration of the magnetic part is carefully accomplished with an optimized way to not disturb the CMOS operation while requiring the minimum number of transistors. Thus, non-volatility is obtained while keeping the advantage of working under the usual CMOS mode and so profit from the high performance of silicon. Two operating modes are available:

i) CMOS operating mode: when  $R=0$ , the magnetic part of the NVFF is disconnected from the rest of the circuit. The NVFF takes the signal 'D' as an input and the behaviour of the cell is purely CMOS. Thus, the performance of the silicon is fully exploited. During this phase, it is possible to write the two junctions in a differential way since the reading operation is also differential meaning that the two MTJs have an opposite configuration state (P and AP). We inject a writing current, 'Iw' through the common writing stripe of the two junctions. The current flows from A to B for the 1<sup>st</sup> device and from B to A for the 2<sup>nd</sup> device. Thus, the magnetization state is  $Mz=1$  for the first junction and  $Mz=-1$  for the second, or vice-versa. Two writing cycles are shown in figure the bottom of figure 3.

ii) Magnetic mode: When  $R=1$ , the input signal 'D' is disconnected from the rest of circuit since the input pass-gate is switched off by 'CK'. At first, the 'Az' signal is set to '1'

during a very short time (few picoseconds) to establish an electrical equipotential. When 'Az' is deactivated, the cell behaves as a sense amplifier and restores the magnetic data from the two different resistances of junctions.

Figure 3 illustrates the two possible NVFF modes. During the CMOS mode, the appliance of a positive current pulse  $I_w$  writes the '1' data by setting the magnetization  $M_z$  of the two MTJs up (+1) and down (-1), respectively. The opposite data '0' is obtained when  $I_w$  is negative. The output  $Q$  of the NVFF takes the value of the input data  $D$  at each rising edge of the clock  $CK$ . This corresponds to the standard CMOS operating mode. The CMOS mode is interrupted when  $R=1$  and the magnetic data already written in the MTJs is restored. Figure 3 shows that during the first restore operation, the output  $Q$  recuperates the '1' data stored as magnetic state  $M_z$ . Then, during the second restore, the '0' data is loaded back. Figure 3(b) confirms the non-volatility criteria of the NVFF, where the last data stored in the MTJs is loaded back after a power-off of the cell.

#### IV. PERFORMANCE ANALYSIS

The resistance of the MTJ ( $R_p$ ,  $R_{ap}$ ) is a critical restriction that marks both read and write operations. For a reliable read operation, it is desirable to have suitably high resistance. This is mainly due to the access transistors connected to MTJ which decrease the effective TMR by adding a series resistance. If the MTJ resistance is reasonably greater than that of the transistor, the influence of series resistance is less significant. Commonly, the control of the MTJ resistance is achieved by adjusting the MgO barrier thickness which also enhances the Tunnelling-Magneto-Resistance (TMR). Nevertheless, for a write operation, high resistance is not desirable, because it worsens the source deterioration effect and limits driving current from the transistor. Defining an optimal resistance window that allows both high-speed read and write operations is the bottleneck of the STT technology. This dilemma seems to be removed thanks to the three terminals architecture of the SOT-based bit-cell (figure 1), for which the read path and the write path are separated.

Based on the current state of the art of MTJ devices, we drive a comparison study in terms of writing current and energy. Since the interest of MTJs is greater at advanced technology nodes and also in order to be more faithful to the macrospin assumptions used in the macro-model, we investigate the SOT and STT devices at 28 nm dimension. We target a fast switching of 1ns.

For a given applied voltage, the very low resistance of the write path offers the possibility to attain a high write current. When associated to the semi-processional switching nature of SOT devices [15][16], ultrafast speed can be attained. Experimental results of the SOT device show that it is possible to switch at only 380ps [9]. Also, theoretical predictive studies of the SOT technology as well as results from our model proclaim that the SOT device can perform at few hundreds of picoseconds [12][13][15][16].

Benefits in terms of energy per writing operation can also be observed since the writing stripe is highly conductive (Pt), the writing path has a very low resistance ( $R_{pt}$ ). If we consider  $I_c$  the critical writing current,  $R_w$  the resistance of the writing path and  $\tau=1$ ns the width of the writing pulse, the energy can be calculated as ( $E= R_w \times I_c^2 \times \tau$ ). In MTJ based NVFFs, we are writing two junctions in the same time for a differential read operation. Therefore, the writing path resistance is further increased and so the required energy. Table 1 shows the values of the critical current required for each technology as well as the writing energy for the given devices parameters. Although the critical current of the SOT-MTJ is higher than that of the STT-MTJ, the required energy per writing operation of the SOT technology is still 7x better than its STT counterpart. This is due to the low writing path resistance of the SOT-MTJ.




Fig. 5 Equivalent resistance of the writing path (a) SOT device (b) STT device

TABLE I SOT VERSUS STT PARAMETERS AND PERFORMANCE

Technological parameters	SOT	STT
Storage layer volume (nm <sup>3</sup> )	28×28×0.6	$\pi \times (28^2/4) \times 1.69$
Write stripe dimensions (nm) (length, width, thickness)	(45, 28, 2)	-
Write stripe resistivity $\mu\Omega \cdot \text{cm}$ (Pt, Ta, W) [10]	(20, 190, 180)	-
Sat. magnetization , $M_s$ (A/m)	$1.1 \times 10^6$	$1.1 \times 10^6$
Damping factor, $\alpha$ [10]	0.5	0.008
Spin Hall angle (Pt, Ta, W), $\Theta_{SHE}$ [10]	(0.07, -0.15, 0.3)	-
Bias magnetic field (mT) [9]	30-100	-
Parallel resistance $R_p$ (K $\Omega$ ), $RA @ (0V, 300K) = 5.8 \Omega \cdot \mu\text{m}^2$	9	9
$Tmr_0 @ (0V, 300K)$	70%	70%
$J_c$ (A/m <sup>2</sup> ) @ 1ns [9]	$2.6 \times 10^{12}$	$7 \times 10^{10}$ (P→AP) $4.9 \times 10^{10}$ (AP→P)
$I_c$ ( $\mu\text{A}$ ) @ 1ns	140	43 (P→AP) 30 (AP→P)
Write path resistance of 1 MTJ (K $\Omega$ )	0.160 (Pt)	~ 9 ( $R_p$ ) ~ 16.4 ( $R_{ap}$ )
Writing energy (fJ) @ 1ns	6.28	44.8

## V. CONCLUSIONS

Memory and logic design communities are interested in the integration of MTJs with CMOS circuits. The SOT-MTJ device is becoming a hot topic in both academic and industrial R&D. We proposed the use of such a device in the case of a NVFF standard cell which can be used as a primitive cell into design kit libraries offering safety, power reduction and instant on/off. In addition the increased reliability due to its three terminal structure, simulations results based on an accurate compact model showed the great potential of SOT-MTJ to improve the writing energy by 7× compared with STT-MTJs. Also, a very fast switching (hundreds of picoseconds) has been observed.

Results are very reassuring for future complex hybrid magnetic/CMOS system. Also, the intrinsic hardness to radiation of MTJs is a very interesting asset for aerospace and military applications.

## ACKNOWLEDGMENT

The work and results reported were obtained on the framework of the spOt project (grant agreement n°318144) funded by the European Commission under the Seventh Framework Programme.

## REFERENCES

- [1] [http://www.itrs.net/Links/2010ITRS/2010Update/ToPost/ERD\\_ERM\\_2010FINALReportMemoryAssessment\\_ITRS.pdf](http://www.itrs.net/Links/2010ITRS/2010Update/ToPost/ERD_ERM_2010FINALReportMemoryAssessment_ITRS.pdf)
- [2] Moodera, J.S., Kinder, L.R., Wong, T.M., Meservey, R., "magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions", *Phys. Rev. Lett.*, Vol. 74, PP. 3273-3276, 1995
- [3] Everspin (2012). [Online]. Available: <http://www.everspin.com>
- [4] B. N. Engel, J. Akerman, B. Butcher, R. W. Dave, M. DeHerrera, M. Durlam, G. Grynkewich, J. Janesky, S. V. Pietambaram, N. D. Rizzo, J. M. Slaughter, K. Smith, J. J. Sun, and S. Tehrani, "A 4-Mb toggle MRAM based on a novel bit and switching method," *IEEE Trans. Magn.*, vol. 41, no. 1, pp. 132–136, Jan. 2005
- [5] L. Prejbeanu, M. Kerekes, R. C. Sousa, H. Sibuet, O. Redon, B. Dieny, and J. P. Nozieres, "Thermally assisted MRAM", *J. Phys., -Condens. Matter*, p. 165218, 2007
- [6] G. Di Pendina, K. Jabeur, G. Prenat, "Hybrid CMOS/magnetic Process Design Kit and SOT-based non-volatile standard cell architectures", *Design Automation Conference (ASP-DAC)*, 2014 19<sup>th</sup> Asia and South Pacific, pp 692 – 699, Jan. 2014
- [7] Hui Zhao et al, "A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory", *IEEE journal of Solid-State Circuits*, Vol.48, No. 2, February 2013
- [8] I. M. Miron et al, "Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection", *Nature* 476, 189–193 doi: 10.1038/nature10309. 11, August 2011
- [9] K. Garello, C. O. Avci, I. M. Miron, O. Boulle, S. Auffret, P. Gambardella, G. Gaudin, 'Ultrafast magnetization switching by spin-orbit torques', arXiv:1310.5586v1 (2013)
- [10] S. Maniaturuni, D.E. Nikonov, I.A. Young, "Voltage and Energy-Delay Performance of Giant Spin Hall Effect Switching for Magnetic Memory and Logic", *Cornell Univ. Press*, pp1-16 (2013)
- [11] L. Liu et al. "Spin-Torque Switching with the Giant Spin Hall Effect of Tantalum", DOI: 10.1126/science.1218197 *Science* 336, 555, (2012)
- [12] K. Jabeur, G. Prenat, G. Di Pendina, L. D. Buda Prejbeanu, I. L. Prejbeanu, B. Dieny, 'Compact model of a three-terminal MRAM device based on Spin Orbit Torque switching', *ISCDG Proceedings*, (2013)
- [13] K. Jabeur, L. Buda-Prejbeanu, G. Prenat, G. Pendina, 'Study of Two Writing Schemes for a Magnetic Tunnel Junction Based On Spin Orbit Torque', *World Academy of Science, Engineering and Technology, International Science Index 80, International Journal of Electrical, Electronic Science and Engineering*, 7(8), 497 - 503 (2013)
- [14] L. Landau and E. Lifshitz, "Theory of the dispersion of magnetic permeability in ferromagnetic bodies". *Phys. Z. Sowjetunion*, 8:153–169, 1935.
- [15] Ki-Seung Lee, Seo-Won Lee, Byoung-Chul Min, Kyung-Jin Lee, 'Thermally activated switching of perpendicular magnet by spin-orbit spin torque', arXiv:1401.2266 [cond-mat.mtrl-sci], (2014)
- [16] Ki-Seung Lee, Seo-Won Lee, Byoung-Chul Min and Kyung-Jin Lee, "Threshold current for switching of a perpendicular magnetic layer induced by spin Hall effect", *Appl. Phys. Lett.* 102, 112410 (2013)
- [17] W. Guo, G. Prenat, V. Javerliac, M. El Baraji, N. de Mestier, C Baraduc and B. Dieny, "SPICE modelling of magnetic tunnel junctions written by spin-transfer torque" *J. Phys. D: Appl. Phys.* 43 215001 (2010)
- [18] M. Julliere, "Tunneling between ferromagnetic films". *Phys. Lett. A*, 54.225–226, 1975.
- [19] J.G Simmons, "Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film", *J. Appl. Phys.*, 34:1793–1803, June 1963.
- [20] W.F. Brinkman, R.C. Dynes, and J.M. Rowell, "Tunneling conductance of asymmetrical barriers". *J. Appl. Phys.*, 41:1915–1921, April 1970.