Variance Analysis in 3D Integration: A statistically Unified Model with Distance Correlations - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Electron Devices Année : 2019

Variance Analysis in 3D Integration: A statistically Unified Model with Distance Correlations

Résumé

Variability is a challenge for future scaling as process dimensions reduce. The emerging 3-D sequential stacking technology is more than Moore’s scaling alternative. The 3-D design flow requires the partitioning of the netlist between the tiers. This paper presents the variability analysis of circuits partitioned into different levels. A comparison among local and global variations effects on ring oscillators (ROs) and SRAM is demonstrated. The across-chip variations and correlation range are shown as a critical point for the 3-D very large-scale integrated circuits, where the local variability is dominant. The correlations between devices due to the distances or the allocation into different tiers are directly taken into account in the SPICE model due to a statically unified model applied to 3-D circuits based on Monte Carlo simulations. Design wise, the 3-D integration can further decrease the circuit variability as shown in RO output frequency and SRAM static noise margin.
Fichier non déposé

Dates et versions

hal-01971015 , version 1 (06-01-2019)

Identifiants

Citer

Alexandre Ayres de Sousa, Olivier Rozeau, Bertrand Borot, Laurent Fesquet, Perrine Batude, et al.. Variance Analysis in 3D Integration: A statistically Unified Model with Distance Correlations. IEEE Transactions on Electron Devices, 2019, 66 (1), pp.633 - 640. ⟨10.1109/TED.2018.2879680⟩. ⟨hal-01971015⟩
80 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More