New access resistance extraction methodology for 14nm FD-SOI technology - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

New access resistance extraction methodology for 14nm FD-SOI technology

Résumé

In this work, an improved methodology of access resistance extraction is proposed and applied on dedicated Kelvin test structures from a FD-SOI 14 nm technology. The use of this new approach and these test structures allow to confirm that the parasitic resistance of advanced MOSFET is highly dependent of the gate voltage. This explains the impossibility to decorrelate intrinsic and access components using Y function method for very small gate length transistors. A simple phenomenological model for MOSFETs access resistance is proposed and validated at the drain current level.
Fichier non déposé

Dates et versions

hal-01959130 , version 1 (18-12-2018)

Identifiants

Citer

Jean-Baptiste Henry, Antoine Cros, Julien Rosa, Quentin Rafhay, Gérard Ghibaudo. New access resistance extraction methodology for 14nm FD-SOI technology. 2016 International Conference on Microelectronic Test Structures (ICMTS), Mar 2016, Yokohama, Japan. pp.70-75, ⟨10.1109/ICMTS.2016.7476177⟩. ⟨hal-01959130⟩
31 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More