Aggressive Memory Speculation in HW/SW Co-Designed Machines - Archive ouverte HAL Access content directly
Conference Papers Year : 2019

Aggressive Memory Speculation in HW/SW Co-Designed Machines

Abstract

Single-ISA heterogeneous systems (such as ARM big.LITTLE) are an attractive solution for embedded platforms as they expose performance/energy trade-offs directly to the operating system. Recent works have demonstrated the ability to increase their efficiency by using VLIW cores, supported through Dynamic Binary Translation (DBT) to maintain the illusion of a single-ISA system. However, VLIW cores cannot rival with Outof- Order (OoO) cores when it comes to performance, mainly because they do not use speculative execution. In this work, we study how it is possible to use memory dependency speculation during the DBT process. Our approach enables fine-grained speculation optimizations thanks to a combination of hardware and software. Our results show that our approach leads to a geo-mean speed-up of 10% at the price of a 7% area overhead.
Fichier principal
Vignette du fichier
rokicki_DATE_19_short.pdf (239.21 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01941876 , version 1 (02-12-2018)

Identifiers

Cite

Simon Rokicki, Erven Rohou, Steven Derrien. Aggressive Memory Speculation in HW/SW Co-Designed Machines. DATE 2019 - 22nd IEEE/ACM Design, Automation and Test in Europe, Mar 2019, Florence, Italy. pp.332-335, ⟨10.23919/DATE.2019.8715010⟩. ⟨hal-01941876⟩
171 View
222 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More