Packaging of 10 kV SiC MOSFETs: Trade-Off Between Electrical and Thermal Performances International Forum on Wide Bandgap Semiconductors China (IFWS)

Cyril BUTTAY¹², Hugo REYNES²

¹Laboratoire Ampère, Villeurbanne, France ²SuperGrid Institute, Villeurbanne, France





Introduction

Thermal (in)stability

High Voltage, Low R_{Th} Ceramic Substrate

Conclusion





Introduction

Thermal (in)stability

High Voltage, Low R_{Th} Ceramic Substrate

Conclusion



High power converters based on SiC

Exemple: step-up converter for offshore wind turbines [1] Medium voltage DC bus between wind turbine and HVDC converter





High power converters based on SiC

Exemple: step-up converter for offshore wind turbines [1] Medium voltage DC bus between wind turbine and HVDC converter



High power converters based on SiC

Exemple: step-up converter for offshore wind turbines [1] Medium voltage DC bus between wind turbine and HVDC converter



High power converters based on SiC - 2



SuperGrid



/

High power converters based on SiC - 2





SiC allows for:

- Higher voltage switches
 - Ideally 10 kV or more
- Higher frequency operation
 - ► 10's of kHz vs. ≤ kHz for Si IGBTs

Higher ambiant/junction temp.?



High power converters based on SiC - 2





SiC allows for:

- Higher voltage switches
 - Ideally 10 kV or more
- Higher frequency operation
 - 10's of kHz vs. \leq kHz for Si IGBTs
- Higher ambiant/junction temp.?

Not necessarily so, let's find out why





Outline

Introduction

Thermal (in)stability

High Voltage, Low R_{Th} Ceramic Substrate

Conclusion





► an imaginary device

- its associated cooling system
- in region A, the device dissipates more than the cooling system can extract
- in region B, the device dissipates less than the cooling system can extract
- two equilibrium points: one stable and one unstable
- above the unstable point, run-away occurs



SuperGrid

- an imaginary device
- its associated cooling system
- in region A, the device dissipates more than the cooling system can extract
- in region B, the device dissipates less than the cooling system can extract
- two equilibrium points: one stable and one unstable
- above the unstable point, run-away occurs



SuperGrid

- ► an imaginary device
- its associated cooling system
- in region A, the device dissipates more than the cooling system can extract
- in region B, the device dissipates less than the cooling system can extract
- two equilibrium points: one stable and one unstable
- above the unstable point, run-away occurs





SuperGria

- an imaginary device
- its associated cooling system
- in region A, the device dissipates more than the cooling system can extract
- in region B, the device dissipates less than the cooling system can extract
- two equilibrium points: one stable and one unstable
- above the unstable point, run-away occurs



SuperGria

- ► an imaginary device
- its associated cooling system
- in region A, the device dissipates more than the cooling system can extract
- in region B, the device dissipates less than the cooling system can extract
- two equilibrium points: one stable and one unstable
- above the unstable point, run-away occurs



Unconditionally stable

Other cases possible, e.g. device with a negative temperature coefficient









On-state Resistance (R_{DSon}) of SiC MOSFETs







On-state Resistance (R_{DSon}) of SiC MOSFETs



*R*_{DSon} increases with temperature
 For high voltage devices, *R*_n is dominant
 → On-losses > double from 25 to 150 °C

SuperGrid



Run-Away behavior of SiC MOSFETs



Run-Away behavior of SiC MOSFETs



Run-Away behavior of SiC MOSFETs - 2



Strong sensitivity to thermal-run-away in conduction mode



- Strong sensitivity to thermal-run-away in conduction mode
- Ambient temperature to be kept as low as possible
 - Refrigeration not desirable (risks of condensation)
- Thermal resistance should be minimized
 Trade-off between thermal resistance and insul
- → Objective: to keep T_J < 100 °C</p>
 - Better electrical performances (acceptable conduction losses)
 - Safety margin regarding thermal run-away



Strong sensitivity to thermal-run-away in conduction mode

- Ambient temperature to be kept as low as possible
 - Refrigeration not desirable (risks of condensation)
- Thermal resistance should be minimized
 - Trade-off between thermal resistance and insulation
- → Objective: to keep T_J < 100 °C</p>
 - Better electrical performances (acceptable conduction losses)
 - Safety margin regarding thermal run-away



- Strong sensitivity to thermal-run-away in conduction mode
- Ambient temperature to be kept as low as possible
 - Refrigeration not desirable (risks of condensation)
- Thermal resistance should be minimized
 - Trade-off between thermal resistance and insulation
- → Objective: to keep $T_J < 100 \,^{\circ}\text{C}$
 - Better electrical performances (acceptable conduction losses)
 - Safety margin regarding thermal run-away





Introduction

Thermal (in)stability

High Voltage, Low R_{Th} Ceramic Substrate

Conclusion



High Performance Cooling of SiC Devices

Packaging of SiC dies

- Backside cooling
- Electrical insulation of baseplate





High Performance Cooling of SiC Devices

Packaging of SiC dies

- Backside cooling
- Electrical insulation of baseplate

Ceramic substrate Ensures

- Electrical insulation
- Heat conduction

SuperGrid





Ceramic Substrates



Source: Dielectric properties of ceramic substrates and current developments for medium voltage applications, L. Laudebat et al., MVDC Workshop 2017

Ceramic materials

- BeO discarded (toxic)
- AIN next best thermal conductivity
- AIN best electrical strength



Ceramic Substrates



Source: Dielectric properties of ceramic substrates and current developments for medium voltage applications, L. Laudebat et al., MVDC Workshop 2017



Ceramic materials

- BeO discarded (toxic)
- AIN next best thermal conductivity
- AIN best electrical strength

Substrate structure

- "Triple point"
- Sharp edge of metallization
- → Electric field reinforcement



New Substrate Geometry for Higher Voltages

"Protruding" structure

- Shielding of triple point
- Rounded electrodes
- ► Ideally, encapsulant and ceramic with matched *e_R*





Substrate Manufacturing

Manufacturing process:

- Machine AIN (mechanical)
 - 1 mm-thick AIN
 - ▶ 150 µm recess
 - Could be etched
- Prepare electrode
 - 500 µm-thick copper
 250 µm edge radius
- Assemble the substrate
 - Tanaka TKC-651 active braze
 Ceramic alignment jig
 Vacuum brazing





Substrate Manufacturing

Manufacturing process:

- Machine AIN (mechanical)
 - 1 mm-thick AIN
 - ▶ 150 µm recess
 - Could be etched
- Prepare electrode
 - ► 500 µm-thick copper
 - ► 250 µm edge radius
- Assemble the substrate

Tungsten weight Copper disc Machined AlN Vitroceramic



Substrate Manufacturing

Manufacturing process:

- Machine AIN (mechanical)
 - 1 mm-thick AIN
 - ▶ 150 µm recess
 - Could be etched
- Prepare electrode
 - ► 500 µm-thick copper
 - 250 µm edge radius
- Assemble the substrate
 - Tanaka TKC-651 active braze
 - Ceramic alignment jig
 - Vacuum brazing
 - 800 °C peak temp.







Substrate after Manufacturing



- Good copper/ceramic interface (no voiding observed)
- Excess solder flowed along copper, not ceramic
- Substrate backside coated with Ti/Ag by PVD for testing



Testing

- ► Partial Discharge (PD) testing (LAPLACE Lab. Toulouse, France)
- Immersion in dielectric fluid (Novec 649)
- Sample conditioning to eliminate relaxation effects
- Considered PD threshold: 10 pC



Results

- Clear improvement of protruding over "standard" substrate
 - Same total ceramic thickness (1 mm), same ceramic provider
- ► Further improvement possible:
 - Use of encapsulant with $\epsilon_R \approx 9$ (ϵ_R Novec 649: 1.8)
 - Better manufacturing process (smoother ceramic surface)





Introduction

Thermal (in)stability

High Voltage, Low R_{Th} Ceramic Substrate

Conclusion



SiC MOSFETs are sensitive to thermal runaway

- Strong increase in conduction losses with junction temperature
- ► Ideally, operate at junction temperature of 100 °C or less

Important trade-off on ceramic substrates

- Thin enough to get low thermal resistance
- Thick enough to sustain voltage
- Proposed changes in substrate structure
 - "Protruding structure" for reduction of field reinforcement
 - Permittivity matching of encapsulant and ceramic (todo)
- Solution probably valid for 10-15 kV devices
 - Above that, more dramatic changes needed in the cooling system.



SiC MOSFETs are sensitive to thermal runaway

- Strong increase in conduction losses with junction temperature
- Ideally, operate at junction temperature of 100 °C or less
- Important trade-off on ceramic substrates
 - Thin enough to get low thermal resistance
 - Thick enough to sustain voltage
- Proposed changes in substrate structure
 - Protruding structure" for reduction of field reinforcement
 - Permittivity matching of encapsulant and ceramic (todo)
- Solution probably valid for 10-15 kV devices

Above that, more dramatic changes needed in the cooling system.



SiC MOSFETs are sensitive to thermal runaway

- Strong increase in conduction losses with junction temperature
- Ideally, operate at junction temperature of 100 °C or less
- Important trade-off on ceramic substrates
 - Thin enough to get low thermal resistance
 - Thick enough to sustain voltage
- ➔ Proposed changes in substrate structure
 - Protruding structure" for reduction of field reinforcement
 - Permittivity matching of encapsulant and ceramic (todo)
- Solution probably valid for 10-15 kV devices

Above that, more dramatic changes needed in the cooling system.



SiC MOSFETs are sensitive to thermal runaway

- Strong increase in conduction losses with junction temperature
- Ideally, operate at junction temperature of 100 °C or less
- Important trade-off on ceramic substrates
 - Thin enough to get low thermal resistance
 - Thick enough to sustain voltage
- ➔ Proposed changes in substrate structure
 - "Protruding structure" for reduction of field reinforcement
 - Permittivity matching of encapsulant and ceramic (todo)
- → Solution probably valid for 10-15 kV devices
 - Above that, more dramatic changes needed in the cooling system.



Bibliography I

J. Maneiro, R. Ryndzionek, T. Lagier, P. Dworakowski, and C. Buttay, "Design of a SiC based Triple Active Bridge cell for a multi-megawatt DC-DC converter Keywords," in *European Conference on Power Electronics and Applications, EPE'17 ECCE Europe*, (Varsovie, Poland), Sept. 2017.

- K. Sheng, "Maximum Junction Temperatures of SiC Power Devices," *IEEE Transactions on Electron Devices*, vol. 56, pp. 337–342, Feb. 2009.
 - C. DiMarino, Z. Chen, D. Boroyevich, R. Burgos, and P. Mattavelli, "High-temperature characterization and comparison of 1.2 kv sic power semiconductor devices," vol. 2013, pp. 000082–000087, International Microelectronics Assembly and Packaging Society, 2013.



R. Singh, "Realization and commercial insertion of >3300 v sic mosfet," 2017.



B. J. Baliga, *Power Semiconductor Devices*. Boston: PWS Publishing Company, 1997.



Thank you for your attention

https://www.supergrid-institute.com

This work was supported by a grant overseen by the French National Research Agency (ANR) as part of the "Investissements d'Avenir" Program (ANE-ITE-002-01).

