

## Cryogenic Characterization of 28-nm FD-SOI Ring Oscillators With Energy Efficiency Optimization

H. Bohuslavskyi, S. Barraud, V. Barral, M. Cassé, L. Le Guevel, L. Hutin, B.

Bertrand, A. Crippa, X. Jehl, Gaël Pillonnet, et al.

### ▶ To cite this version:

H. Bohuslavskyi, S. Barraud, V. Barral, M. Cassé, L. Le Guevel, et al.. Cryogenic Characterization of 28-nm FD-SOI Ring Oscillators With Energy Efficiency Optimization. IEEE Transactions on Electron Devices, 2018, 65 (9), pp.3682 - 3688. 10.1109/TED.2018.2859636 . hal-01887151

## HAL Id: hal-01887151 https://hal.science/hal-01887151

Submitted on 18 Oct 2018

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Cryogenic characterization of 28nm FD-SOI ring oscillators with energy efficiency optimization

H. Bohuslavskyi, S. Barraud, V. Barral, M. Cassé, L. Le Guevel, L. Hutin, B. Bertrand, A. Crippa, X. Jehl, G. Pillonnet, A.G.M. Jansen, F. Arnaud, P. Galy, R. Maurand, S. De Franceschi, M. Sanquer, and M. Vinet

Abstract—Extensive electrical characterization of ring oscillators (ROs) made in high-k metal gate 28nm Fully-Depleted Silicon-on-Insulator (FD-SOI) technology is presented for a set of temperatures between 296 and 4.3K. First, delay per stage  $(\tau_P)$ , static current (ISTAT), and dynamic current (IDYN) are analyzed for the case of the increase of threshold voltage  $(V_{TH})$  observed at low temperature. Then, the same analysis is performed by compensating VTH to a constant, temperature independent value through forward body-biasing (FBB). Energy efficiency optimization is proposed for different supply voltages (VDD) in order to find an optimal operating point combining both high RO frequencies and low power dissipation. We show that the Energy-Delay product (EDP) can be significantly reduced at low temperature by applying a forward body bias voltage (VFBB). We demonstrate that outstanding performance of RO in terms of speed ( $\tau_p=37$ ps) and static power (7nA/stage) can be achieved at 4.3K with VDD reduced down to 0.325V.

## *Index Terms*—Cryogenic electronics, 28nm FD-SOI, ring oscillator, back-biasing, quantum computing, ultra-low-power.

#### I. INTRODUCTION

Since the famous proposal for quantum computing with quantum dots [1], significant progress in Si spin qubits have

been reported [2-5]. The first two-qubit logic gate in isotopically enriched Si was demonstrated [3] and a foundrycompatible CMOS SOI platform was used to demonstrate a hole spin qubit functionality [4-5]. These major achievements on the basic building block of a quantum computer are paving the way to the implementation of a large number of qubits individually controlled with tunable nearest-neighbor couplings. However, scaling up these systems in complex quantum computing architectures can be extremely challenging. In addition to fundamental advances in physical understanding and material development needed for spin qubits, a consistent engineering work should be made to propose a means of controlling, interacting and reading out a large number of qubits in parallel.

In recent years, hardware interfaces based on advanced CMOS technologies that operate at cryogenic temperature so as to ensure proximity to qubits have been proposed and discussed [6-9]. Bulk Si MOSFET [10-13] and other basic circuits such as Ring Oscillators (ROs) [11] and an FPGA (Field-Programmable Gate Array) [14] were characterized down to

H. Bohuslavskyi, S. Barraud, V. Barral, M. Cassé, L. Le Guevel, L. Hutin, G. Pillonnet, B. Bertrand and M. Vinet are with CEA, LETI, Minatec Campus, F-38054 Grenoble, France. X. Jehl, L. Jansen, A. Crippa, R. Maurand, S. De Franceschi, and M. Sanquer are with Univ. Grenoble Alpes, CEA, INAC- 4K. Despite a significant reduction of subthreshold swing (SS) and improvement of carrier mobility at low temperature, some limitations have been raised on bulk Si technologies. Non-ideal kink behavior and hysteresis in the characteristics are induced by the bulk current generated by impact ionization at the drain combined with increased resistivity from the freeze-out of charge carriers [15]. Moreover, the increase of drive current from the enhanced carrier mobility at low temperature is partially mitigated by the increase of threshold voltage which can be hardly compensated by back-biasing in bulk technologies.

In this work, an alternative to bulk Si CMOS technologies is proposed in order to provide more flexibility to designers for optimizing both high-performance and low power cryogenic electronics. Undoped thin-planar 28nm FD-SOI devices offer an excellent short-channel electrostatic control, low leakage current and immunity to random dopant fluctuations. More flexibility is brought to the circuit through an extremely effective back-biasing allowing to switch dynamically between high performance mode (Forward Body Biasing) and ultra-low leakage mode (Reverse Body Biasing) [16]. We thus propose to study the low temperature characterization of 28nm FD-SOI ring oscillators (RO) down to 4.3K. The RO performance in terms of delay per stage  $(\tau_P)$ , dynamic  $(I_{DYN})$ , and static  $(I_{STAT})$ currents is studied from 296 down to 4.3K for V<sub>DD</sub> ranging between 0.325 and 1.2V. Cryogenic effects on the RO performance are investigated with and without forward backbiasing (FBB) in order to compensate the shift of threshold voltage (V<sub>TH</sub>) at low temperature. In addition, an energy efficiency optimization using FBB is proposed. We show that V<sub>DD</sub> can be reduced down to 0.325V while maintaining an ultralow Energy-Delay product (EDP).

The paper is organized as follows: a brief review of 28nm FD-SOI is given in Section II. Low temperature characterization of FD-SOI ring oscillators and their energy efficiency optimization are discussed in Section III. Finally, the main conclusions are drawn in Section IV.

#### II. BRIEF REVIEW OF 28NM FD-SOI TECHNOLOGY

The GO1 FD-SOI transistors are fabricated with a gate-first high- $\kappa$  metal gate using STMicroelectronics technology [17-18]. They are processed on 300mm (100) SOI wafers with a buried oxide (BOX) thickness of 25nm. The equivalent oxide

PHELIQS, F-38054 Grenoble, France. F. Arnaud and P. Galy are with STMicroelectronics, 850 rue J. Monnet, 38920 Crolles, France. E-mail: sylvain.barraud@cea.fr

thickness is 1.55nm for n-MOS and 1.7nm for p-MOS. Lowthreshold-voltage (LVT) transistors are used with the flip-well architecture: N-well (resp. P-well) with p-type (resp. n-type) back-plane doping for n-MOS (resp. p-MOS).




Fig. 1. (a) Schematic layout of 101-stages ring oscillator with 1024-frequency divider (FD). (b) Single inverter stage composed of n- and p-MOS. (c) Illustration of LVT transistors in the flip-well configuration.  $V_{CC}$  is the supply voltage of the clock divider polarized with +1V.  $V_{ENB}$  controls the AND gate that enables the oscillations ( $V_{ENB}$ = $V_{DD}$  was kept during all the measurements). For more details on the measurement protocol, see Table I.

 
 TABLE I

 Ring Oscillator and MOSFET parameters, units, description, and measurement protocol

	1				
Parameter	Unit	Description	Measurement protocol		
f	Hz	RO frequency	$V_{ENB} = V_{DD}$ , $V_{CC} = 1V$ and measure OUT.		
$ au_P$	ps	RO delay per stage	= 1/(f×2×101×1024).		
I <sub>DYN</sub>	μA/ stage	Dynamic current per stage in oscillating state	$V_{ENB}=V_{DD}$ , $V_{CC}=GND$ and measure OUT.		
I <sub>STAT</sub>	nA/ stage	Static current per stage in non- oscillating state	$V_{ENB} = V_{CC} = GND$ and measure OUT.		
I <sub>EFF</sub>	μΑ	Effective drive current of FD-SOI transistor [19]	$\begin{split} I_{EFF} &= l/(1/I_{EFF\cdot N} + 1/I_{EFF\cdot P}) \\ I_{EFF\cdot N(P)} &= (I_{H} + I_{L})/2 \text{ where } \\ I_{H} &= I_{DS} (V_{GS} = V_{DD}, \\ V_{D} &= V_{DD}/2) \\ I_{L} &= I_{DS} (V_{GS} = V_{DD}/2, \\ V_{D} &= V_{DD}) \\ \text{where } V_{GS}, V_{DS}, \text{ and } I_{DS} \text{ are } \\ MOSFET \text{ gate voltage, drain } \\ \text{voltage and drain current.} \end{split}$		
$G(I_{EFF})$	%	I <sub>EFF</sub> enhancement at low temperature	$= [I_{EFF}(T) - I_{EFF}(296K)] / I_{EFF}(T)$		
$G(\tau_P)$	%	$\tau_P$ enhancement at low temperature	$=\left[\tau_{P}(T)\text{ - }\tau_{P}(296K)\right]/\tau_{P}(T)$		
EPT	fJ	Energy per transition	$=101 \times \tau_P \times (I_{DYN} - I_{STAT}) \\ \times V_{DD}$		
EDP	fJ×ps	Energy Delay product	$=\tau_P \times EPT$		

A 34nm gate length ( $L_G$ ) is considered for both n- and p-MOS transistors of width  $W_{NMOS}$ =420nm and  $W_{PMOS}$ =600nm. The schematic layout of RO in the flip-well configuration is shown

in Fig. 1. The RO consists of 101 identical stages together with an enabling two-way AND gate. The output is fed to a frequency divider to lower its frequency in the sub-MHz regime. The parameters and the measurement protocols used in this work are summarized in Table I.

#### III. RESULTS AND DISCUSSION

#### A. RO performance at room temperature

In contrast to usual bulk technology, ultra-thin body and buried oxide FD-SOI enables an extended body-bias range from -3V (RBB) up to +3V (FBB), thanks to the thin buried oxide providing either high-performance or low-power transistors [20]. In order to compensate the increase of V<sub>TH</sub> at lowtemperature this work is focused on LVT transistors which enable a strong improvement in the switching speed thanks to FBB (body factor of 85mV/V) at the cost of a higher leakage current. When no input is provided on the AND logic gate,  $I_{STAT}$ and then static power consumption occur due to the flow of leakage from supply to ground. For the room temperature data in Fig. 2, the static current of 101-stages RO is plotted as a function of the delay per stage for different  $V_{DD}$  and FBB voltages (V<sub>FBB</sub>). Let us note that the delay of CMOS invertor can be approximated by  $\tau_P = C_{LOAD} \times V_{DD} / I_{EFF}$  [21] with I<sub>EFF</sub> the effective current (defined in Table I) and CLOAD the load capacitance including the inversion capacitance, the parasitic capacitances and the wiring capacitance of back-end-of-line. Hence, lowering the supply voltage V<sub>DD</sub> to achieve lower static power dissipation (*i.e.* lower I<sub>STAT</sub>) degrades the RO performance giving higher delay per stage. This frequency reduction can be balanced by using FBB voltage. The efficiency of forward back biasing for  $\tau_P$  reduction and improved performance is well observed in Fig. 2. For the RO operating at  $V_{DD}=1V$ , a  $\tau_p$  reduction of 33% is achieved (at  $V_{FBB}=2.8V$ ) at the expense of a significant enhancement of static current (i.e. static power dissipation). Thus, a compromise in terms of power dissipation and speed should be carefully considered. Maintaining the back biasing efficiency at very low temperature is crucial to ensure accuracy and speed in the control and readout of qubits while using comparatively less power dissipation to perform the calculations.




Fig. 2. Static current vs delay per stage for a set of  $V_{DD}$  from 0.7 to 1.2V ( $\Delta V_{DD}$ =50mV). Three different FBB voltages are considered. I<sub>STAT</sub> is significantly increased at high V<sub>FBB</sub> illustrating that ROs are well optimized at room temperature with V<sub>FBB</sub>=0V.




Fig. 3. (a) Delay per stage  $v_s$  temperature for  $V_{DD} = 0.8$ , 1, and 1.2V showing the RO slowing down due to the increase of  $V_{TH}$  at low temperature. (b)  $I_{DS} - V_{GS}$  curves recorded at  $V_{DD} = 1V$  plotted in linear scale. The insert shows the subthreshold regime where current is plotted in logarithmic scale. Green (resp. blue) color corresponds to room temperature (resp. 4.3K). (c) Effective current  $v_s$  temperature for different  $V_{DD}$ . The procedure used to calculate  $I_{EFF}$  is described in Table I.

#### B. RO performance without FBB down to 4.3K

Operation of FD-SOI transistors at cryogenic temperature was already reported in [18,22,23]. Since the scattering of charge carriers with phonons is sufficiently weak and can be neglected at liquid helium temperature, electron and hole mobilities are enhanced and should lead to a smaller  $\tau_p$  at lower temperature for a given  $V_{DD}$ . However, despite a significant increase of drive current expected at low temperature [18], the RO slows down as it can be seen in Fig. 3a. This increase of delay per stage is explained by the V<sub>TH</sub>-shift at lower temperatures (Fig. 3b) for both n- and p-MOS transistors. Consequently, the effective current is strongly reduced at lower temperatures due to a lower overdrive current for the gate voltage. This IEFF reduction becomes especially important at low V<sub>DD</sub>. Hence, without FBB (V<sub>N-WELL</sub>=V<sub>P-WELL</sub>=0V) the enhanced carrier mobility at low temperature does not improve the effective current which becomes strongly limited by the  $V_{TH}$ increase. The I<sub>EFF</sub> reduction shown on Fig. 3c is then directly responsible for the observed increase of  $\tau_{\rm P}$ . The degradation of RO performance becomes even more important at low V<sub>DD</sub>. Therefore, without forward-back-biasing used to compensate the V<sub>TH</sub>-shift it may be difficult to work with an optimized cryogenic digital control electronics combining the demands of both high-performance and low-power consumption.

#### C. RO performance by applying FBB down to 4.3K

In order to preserve the benefit of higher carrier mobility and thus, higher driving current at low temperatures, the V<sub>TH</sub>-shift should be compensated. The ability to adjust V<sub>TH</sub> through backbiasing was already successfully demonstrated down to 4.3K using 28nm FD-SOI transistors [18]. In this work, the threshold voltages of n- and p-MOSFET as well as the body-factors  $(\Delta V_{TH}/\Delta V_{FBB})$  were systematically extracted over a wide range

of  $V_{FBB}$  from 0 up to 3V. Then, by adjusting  $V_{N-WELL}$  and  $V_{P-}$ WELL for each temperature, the VTH-shift was compensated (in order to keep the V<sub>TH</sub> measured at 300K) and thus, V<sub>TH NMOS</sub> and V<sub>TH PMOS</sub> were kept constant in temperature as shown in Fig. 4b. In contrast to previous results (without FBB), a significant speed up for different V<sub>DD</sub> is now observed when threshold voltages were settled to  $V_{TH}(T)=V_{TH}(296K)$  within the full temperature range (Fig. 4a). By reducing the temperature from room temperature down to 4.3K, the delay per stage is decreased by 38% at  $V_{DD}$ =0.8V, 33% at  $V_{DD}$ =1V, and 31% at  $V_{DD}$ =1.2V. The  $\tau_P$  reduction can be explained by the increase of IEFF shown in Fig. 4c. By monitoring the enhancement of  $I_{EFF}$  and  $\tau_P$  at lower temperatures (down to 4.3K) we observe a good correlation between the relative variations of I<sub>EFF</sub> increase and the  $\tau_P$  reduction for V<sub>DD</sub>=0.8V as shown in Fig. 5. Hence, the load capacitance seems to be weakly dependent on temperature since the I<sub>EFF</sub> increase is mainly responsible for the speed up of RO at low temperature.

Besides the low temperature behavior of  $\tau_P$ , other critical parameters such as dynamic current (I<sub>DYN</sub>) and static current (I<sub>STAT</sub>) were monitored for the evaluation of the power dissipation in oscillating and sleeping mode. As shown in Fig. 6, I<sub>DYN</sub> naturally increases as the temperature is reduced due to the I<sub>EFF</sub> enhancement, which leads to the increase of active power dissipation. Indeed, by applying FBB for the V<sub>TH</sub> compensation, the effective current is improved due to higher carrier mobility at low temperature and then I<sub>DYN</sub> is enhanced. In comparison to the room temperature case, the I<sub>DYN</sub> enhancement normalized by V<sub>DD</sub> is about 34% at 4.3K. At the same time a significant reduction in static current (Fig. 6b) and thus, in static power dissipation is observed thanks to the decrease of subthreshold slope at low temperature [18].




Fig. 4. (a) Delay per stage  $v_s$  temperature for  $V_{DD} = 0.8V$ , 1V, and 1.2V in the case of compensated  $V_{TH}$ . The RO speeds up at low temperature due to the carrier mobility enhancement. (b)  $I_{DS}$ - $V_{GS}$  curves recorded at  $V_{DD}=1V$  plotted in linear scale. The insert shows the subthreshold behavior with current plotted in logarithmic scale.  $V_{TH}$ -MMOS and  $V_{TH}$ -PMOS within the whole temperature range are constant and can be found in Table II. Green (resp. blue) color corresponds to room temperature (resp. 4.3K) (c) Effective current  $v_s$  temperature for different  $V_{DD}$ . As it can be seen in Fig. 4b, the effective current increases at any stage of cooling down.

As compared to room temperature, the calculated static power dissipation  $P_{STAT}=I_{STAT}\times V_{DD}$  at 4.3K is reduced by a factor of 1600 ( $V_{DD}=0.8V$ ), 100 ( $V_{DD}=1V$ ), and 6.5 ( $V_{DD}=1.2V$ ). The RO performance in terms of  $\tau_P$ ,  $I_{DYN}$ , and  $I_{STAT}$  measured at 4.3 and 296K with and without FBB are summarized in Table II.

#### D. Energy efficiency optimization down to 4.3K.

Wiring up large qubit arrays today is a key issue across all qubit platforms. Indeed, a large number of qubits must be read out periodically and rapidly processed to check whether errors occur along the way and to correct them. Furthermore, the energy efficiency of a cryogenic platform for the classical control of a scalable quantum computer is essential. Low power dissipation is required, down to few watts at 4K [24] to enable





Fig. 5. Relative enhancement of  $I_{EFF}$  and  $\tau_p$  at  $V_{DD} = 0.8V$  for temperature between 296 and 4.3K. FBB is applied to compensate the increase of  $V_{TH}$  at low temperatures. Note that both relative gains are well correlated within the whole temperature range.



4

Fig. 6. (a) Dynamic current and (b) static current as a function of temperature for different  $V_{DD}$  in case of compensated  $V_{TH}$ . Note that  $I_{STAT}$  continuously decreases and reaches 2.3 pA/stage for  $V_{DD}$ =0.8V at 4.3K.

	BETWEEN UNCOMPENSATED AND COMPENSATED VTH					
T (K)	$V_{DD}(\mathbf{V})$	V <sub>TH_NMOS</sub> (V) V <sub>TH_PMOS</sub> (V)	$V_{N-WELL}$ (V) $V_{P-WELL}$ (V)	$ au_P$ (ps)	<i>I</i> <sub>DYN</sub> (nA/stage)	<i>I<sub>STAT</sub></i> (nA/stage)
296	0.8	0.224 -0.376	0	27	497	0.67
	1	0.216	0	18	885	1.29
	1.2	0.208	0	14	1308	1.9
4.3	0.8	0.391 -0.549	0	42	363	0.002
		0.224 -0.376	1.65 -2.75	18	717	0.002
	1	0.384 -0.531	0	22	812	0.007
		0.216	1.65 -2.65	13	1182	0.01
	1.2	0.375 -0.518	0	15	1281	0.037
		0.208	1.62 -2.62	10	1669	0.29

TABLE II COMPARISON OF RING OSCILLATOR PERFORMANCE AT 296K AND 4.3K BETWEEN UNCOMPENSATED AND COMPENSATED VTH

The set of  $V_{N-WELL}$  and  $V_{P-WELL}$  used for different  $V_{DD}$  is chosen to compensate the corresponding  $V_{TH}$ -shift at 4.3K.

the operation of thousands of cryogenic fault-tolerant loops in existing refrigerators. The adoption of FD-SOI technology to reduce power consumption while keeping high speed of operation can be a promising solution in future implementations of large-scale quantum computers. Then, ensuring that control signals produce minimal dissipation will be essential at the lowest temperature stage of the refrigerator. We thus propose to deal with the energy consumption per transition and more specifically with the Energy-Delay metric to translate the more and more stringent constraint on the speed, while not disregarding the energy dissipation. The temperature dependence of Energy per Transition (EPT) for different V<sub>DD</sub> is shown in Fig. 7a. As in the previous section, FBB is applied to correct the V<sub>TH</sub>-shift at low temperatures. One can notice that despite an increase of I<sub>DYN</sub> (shown in Fig. 6a), the significant decrease of delay per stage at low temperature (Fig. 4a) results in EPT becoming smaller and smaller during the cooling down to 4.3K. Lowering  $V_{DD}$  at liquid helium temperature also leads to a significant reduction of EPT at the expense of performance with a lower RO frequency. To achieve the best possible performance, the Energy-Delay metric [21, 25] defined in Table I can be used. Smaller Energy-Delay values imply a lower energy consumption at the same level of performance corresponding to a more energy-efficient design. At RT, the lowest EDP is obtained for  $V_{DD}=1V$  as shown on Fig. 7b. However, as the RO is cooled down, we see that the optimal V<sub>DD</sub> can be lowered. At 4.3K, the minimal EDP is now obtained at  $V_{DD}=0.8V$ . The  $V_{DD}$  dependence on the Energy-Delay Product is shown in Fig. 8a at 4.3 and 296K. At 4.3K, FBB is first used to keep the same  $V_{TH}$  as that obtained at room temperature. Then, higher V<sub>FBB</sub> was applied in order to maximize the energy efficiency. As expected, EDP is minimal for V<sub>DD</sub>=1V at 296K. However, a strong increase is observed at low  $V_{DD}$  due to the rise of  $\tau_P$  as shown on Fig. 3a. At 4.3K, the  $V_{TH}$ -compensation allows to reduce  $\tau_P$  (see Fig. 4a) and leads to the decrease of EDP with a minimal value close to  $V_{DD}=0.8V$ . However, once again, the EDP remains strongly enhanced at low V<sub>DD</sub>. The best FBB configuration minimizing EPT while keeping high RO speed is obtained for V<sub>N-WELL</sub>=4V and  $V_{P-WELL}$ =-5.8V. This FBB configuration was chosen such as no minimum is observed in EDP even at  $V_{DD}$  as low as 0.325V. The combination of LVT transistors with high forward-back-biasing allows to further reduce  $V_{TH}$  and then to obtain lower  $\tau_P$  for a given  $V_{\text{DD}}.$  In Fig. 8b, we show the static current versus  $\tau_p$  for different V<sub>DD</sub> in order to highlight the advantage of FBB on LVT FD-SOI transistors. At 4.3K, low delay operation can be achieved without suffering from excessive increase of static power. However, if high FBB voltages ( $V_{N-WELL} = 4V$  and  $V_{P-WELL} = -5.8V$ ) are applied to reduce V<sub>TH</sub> close to 0V, I<sub>STAT</sub> is significantly increased. Nevertheless, excellent RO performance with  $\tau_P=37ps$  and  $I_{STAT}$ =7nA/stage are demonstrated at  $V_{DD}$  = 0.325V. This static current can be further reduced by a factor 10 if V<sub>P-WELL</sub> is lowered from -5.8 to -4.8V while keeping V<sub>N-WELL</sub>=4V. In addition, as shown in Fig. 8c, ultra-low I<sub>DYN</sub> current of 92nA/stage (at  $V_{DD}=0.325V$ ) can be of great importance if low power dissipation in oscillating mode at moderate speed  $(\tau_P=71ps)$  is required. It should be noted that the RO performance for different FBB configurations can be further optimized depending on targeted applications.




Fig. 7. (a) Energy per transition vs temperature for three different  $V_{DD}$ . Note that the decrease of EPT for all  $V_{DD}$  at cryogenic temperature is mainly due to an important  $\tau_P$  reduction. (b) Energy-Delay product vs temperature for  $V_{DD}$ =0.8, 1, and 1.2V. The lowest EDP indicates the optimal  $V_{DD}$ .




Fig. 8. (a) Comparison of Energy-Delay product vs  $V_{DD}$  at room temperature and 4.3K with different forward back-biasing conditions. Note that for the case of very high  $V_{FBB}$  ( $V_{N:WELL}=4V$ ,  $V_{P:WELL}=-5.8V$ ) no minimum is observed down to  $V_{DD}=0.325V$ . (b) Static current vs Delay/stage metric measured at RT and 4.3K for different  $V_{DD}$  (initial and final values for the studied  $V_{DD}$  interval are given). (c) Static current vs dynamic current for different  $V_{DD}$  at 296K and 4.3K. Note that depending on FBB voltage,  $I_{DYN}$  between 30nA/stage and 1.76µA/stage can be achieved. Initial and final values for the studied  $V_{DD}$  interval are given.

 TABLE III

 ENERGY EFFICIENCY OPTIMIZATION FOR ULTRA-LOW SUPPLY VOLTAGE UNDER

 FORWARD BACK BLASHIC AT 4 2K

FORWARD BACK-BIASING AT 4.5K							
$V_{DD}(\mathbf{V})$	$V_{N-WELL}(\mathbf{V})$	$\tau_P$	$I_{DYN}$	ISTAT			
	$V_{P-WELL}(\mathbf{V})$	(ps)	(nA/stage)	(nA/stage)			
0.325	4	37	170	7			
	-5.8	57	170	/			
	4	71	02	0.7			
	-4.8	71	92				
0.5	4	17	518	30			
	-5.8	17	516	50			
	4	21	126	1.6			
	-4.8	21	426	1.0			

The data reported in Table III are given to illustrate the tremendous versatility of 28nm FD-SOI technology for both ultra-low power and high performance applications for highly reduced  $V_{DD}$  at 4.3K. This highlights the possible trade-offs between the delay and the static/dynamic power dissipation. For instance, in case of  $V_{N-WELL}=4V$  and  $V_{N-WELL}=-4.8V$ , we obtain highly improved delay of 31ps with  $I_{DYN}=271nA/stage$  and  $I_{STAT}=1.56nA/stage$  if  $V_{DD}$  is increased to 0.425V.

#### IV. CONCLUSION

This paper describes, for the first time, electrical characterization of 28nm FD-SOI ring oscillators down to 4.3K. The unique capability of back-biasing in the development of fast power-efficient peripheral circuitry is shown through the analysis of delay per stage, static and dynamic current of the ROs. Also, the trade-off between energy consumption and delay per stage is discussed for a large range of supply voltage

(V<sub>DD</sub> from 0.325 to 1.2V). It is demonstrated that by properly balancing the energy consumption and delay, the maximum benefit in terms of speed and energy consumption can be derived at a very low supply voltage of V<sub>DD</sub>=0.325V only. At 4.3K and high FBB voltage (V<sub>N-WELL</sub>=4V and V<sub>P-WELL</sub>=-5.8V), a very small energy per transition of 0.186fJ with  $\tau_{P}$ =37ps and EDP=6.9fJ×ps are achieved at V<sub>DD</sub>=0.325V. These achievements prove that the 28nm FD-SOI platform provides significant opportunities towards optimizing highly-efficient and ultra-low-power cryogenic circuits for large-scale quantum computing. Based on the promising results in this work, other applications such as low temperature sensors, low power neuromorphic circuits [26], or space electronics can be envisioned.

#### ACKNOWLEDGMENT

This work is partly funded by French Public Authorities (NANO 2017) and Equipex FD-SOI. We also acknowledge financial support from the EU under Project MOS-QUITO (No.688539). The authors would like to thank ST-Crolles characterization team, T. Poiroux, and A. Toffoli for fruitful discussions and help in establishing the measurement protocol for ring oscillators.

#### REFERENCES

 D. Loss and D. P. Divincenzo, "Quantum computation with quantum dots", *Phys. Rev. A*, vol. 57, no. 120, 1998. doi:10.1103/PhysRevA.57.120

- [2] L. R. Schreiber and H. Bluhm, "Silicon comes back", *Nature Nanotech.*, vol. 9, pp. 966-968, 2014. doi: 10.1038/nnano.2014.249
- [3] M. Veldhorst, C. H. Yang, J. C. C. Hwang, W. Huang, J. P. Dehollain, J. T. Muhonen, S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzurak, "A two-qubit logic gate in silicon", *Nature* vol. 526, pp. 410-414, 2015. doi: 10.1038/nature15263
- [4] R. Maurand, X. Jehl, D. Kotekar-Patil, A. Corna, H. Bohuslavskyi, R. Laviéville, L. Hutin, S. Barraud, M. Vinet, M. Sanquer, and S. De Franceschi, "A CMOS silicon spin qubit", *Nature Com.*, vol. 7, no. 13575, 2016. doi: 10.1038/ncomms13575
- [5] L. Hutin, R. Maurand, D. Kotekar-Patil, A. Corna, H. Bohuslavskyi, X. Jehl, S. Barraud, S. De Franceschi, M. Sanquer, and M. Vinet, "Si CMOS platform for quantum information processing," 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, 2016, pp. 1-2. doi: 10.1109/VLSIT.2016.7573380
- [6] D. Reilly, "Engineering the quantum-classical interface of solid-state qubits", *npJ Quantum Information*, vol. 1, no. 15011, 2015. doi: 10.1038/npjqi.2015.11
- [7] L. M. K. Vandersypen, H. Bluhm, J. S. Clarke, A. S. Dzurak, R. Ishihara, A. Morello, D. J. Reilly, L. R. Schreiber, and M. Veldhorst, "Interfacing spin qubits in quantum dots – hot, dense and coherent", *npJ Quantum Information* vol. 3, no. 34, 2017. doi:10.1038/s41534-017-0038-y
- [8] M. Veldhorst, H. G. J. Eenink, C. H. Yang, and A. S. Dzurak, "Silicon CMOS architecture for a spin-based quantum computer", *Nature Communications*, vol. 8, no. 1766, 2017. doi: 10.1038/s41467-017-01905-6
- [9] P. Clapera, S. Ray, X. Jehl, A. Valentian, S. Barraud, and M. Sanquer, "Design and Cryogenic operation of a hybrid quantum-CMOS circuit", *Phys. Rev. Appl.*, vol. 4, no. 044009, 2015. doi: 10.1103/PhysRevApplied.4.044009
- [10] E. Charbon, F. Sebastiano, A. Vladimirescu, H. Homulle, S. Visser, L. Song, and R.M. Incandela, "Cryo-CMOS for quantum computing," 2016 *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, 2016, pp. 13.5.1-13.5.4. doi: 10.1109/IEDM.2016.7838410.
- [11] R.M. Incandela, L. Song, H.A.R. Homulle, F. Sebastiano, E. Charbon, and A. Vladimirescu, "Nanometer CMOS characterization and compact modeling at deep-cryogenic temperatures", 47<sup>th</sup> European Solid-State Device Research Conference (ESSDERC), Leuven, pp. 58-61, 2017. doi: 10.1109/ESSDERC.2017.8066591
- [12] H. Homulle, L. Song, E. Charbon and F. Sebastiano, "The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS," in IEEE Journal of the Electron Devices Society, vol. 6, no. 1, pp. 263-270, 2018. doi: 10.1109/JEDS.2018.2798281
- [13] B. Patra, R. Incandela, J. P. G. van Dijk, H. A. R. Homulle, L. Song, M. Shahmohammadi, R. B. Staszewski, A. Vladimirescu, M. Babaie, F. Sebastiano, and E. Charbon, "Cryo-CMOS Circuits and Systems for Quantum Computing Applications," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 1, pp. 309-321, Jan. 2018. doi: 10.1109/JSSC.2017.2737549
- [14] H. Homulle and E. Charbon, "Performance characterization of Altera and Xilinx 28 nm FPGAs at cryogenic temperatures," 2017 International Conference on Field Programmable Technology (ICFPT), Melbourne, VIC, 2017, pp. 25-31. doi: 10.1109/FPT.2017.8280117
- [15] Edmundo A. Gutiérrez-D., M. Jamal Deen, and C. Claeys, "Silicon Devices and Circuits" in *Low Temperature Electronics*, 1st ed., San Diego, CA, USA: Academic Press, 2001, pp. 105-240. doi: 10.1063/1.1485590
- [16] E. Beigne, J.-F. Christmann, A. Valentian, O. Billoint, E. Amat, D. Morche, "UTBB FDSOI Technology Flexibility for ultra-low-power Internet-of-things Applications", 45<sup>th</sup> European Solid State Device Research conference (ESSDERC), 2015. doi: 10.1109/ESSDERC.2015.7324739
- [17] N. Planes, O. Weber, V. Barral, S. Haendler, D. Noblet, D. Croain, M. Bocat, P.-O. Sassoulas, X. Federspiel, A. Cros, A. Bajolet, E. Richard, B. Dumont, P. Perreau, D. Petit, D. Golanski, C. Fenouillet-Béranger, N. Guillot, M. Rafik, V. Huard, S. Puget, X. Montagner, M.-A. Jaud, O. Rozeau, O. Saxod, F. Wacquant, F. Monsieur, D. Barge, L. Pinzelli, M. Mellier, F. Boeuf, F. Arnaud, and M. Haond, "28nm FDSOI technology platform for high-speed low-voltage digital applications," 2012 Symposium on VLSI Technology (VLSIT), Honolulu, HI, 2012, pp. 133-134. doi: 10.1109/VLSIT.2012.6242497
- [18] H. Bohuslavskyi, S. Barraud, M. Cassé, V. Barral, B. Bertrand, L. Hutin, F. Arnaud, P. Galy, M. Sanquer, S. De Franceschi, and M. Vinet, "28nm Fully-depleted SOI technology: Cryogenic control electronics for quantum computing", 2017 Silicon Nanoelectronics Workshop, Kyoto, 2017, pp. 143-144. doi: 10.23919/SNW.2017.8242338

[19] M. H. Na, E. J. Nowak, W. Haensch and J. Cai, "The effective drive current in CMOS inverters," *Digest. International Electron Devices Meeting*, San Francisco, CA, USA, 2002, pp. 121-124. doi: 10.1109/IEDM.2002.1175793

7

- [20] D. Jacquet, F. Hasbani, P. Flatresse, R. Wilson, F. Arnaud, G. Cesana, T. Di Gilio, C. Lecocq, T. Roy, A. Chhabra, C. Grover, O. Minez, J. Uginet, G. Durieu, C. Adobati, D. Casalotto, F. Nyer, P. Menut, A. Cathelin, I. Vongsavady, and P. Magarshack, "A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 4, pp. 812-826, April 2014. doi: 10.1109/JSSC.2013.2295977
- [21] M. Bhushan and M.B. Ketehen, "CMOS Power-Performance-density Metrics" in CMOS test and Evaluation, 1<sup>st</sup> ed., New-York, NY, USA: springer science, business media New-York, pp. 347-398, 2015.
- [22] A. Beckers, F. Jazaeri, H. Bohuslavskyi, L. Hutin, S. De Franceschi, C. Enz, "Design-oriented Modeling of 28nm FDSOI CMOS Technology down to 4.2K for Quantum Computing", 2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Granada, 2018.
- [23] M. Shin, M. Shi, M. Mouis, A.Cros, E. Josse, G. T. Kim, and G. Ghibaudo "Low temperature characterization of 14nm FDSOI CMOS devices", 2014 11th International Workshop on Low Temperature Electronics (WOLTE), Grenoble, 2014, pp. 29-32. doi:10.1109/WOLTE.2014.6881018
- [24] J. P.G. van Dijk, E. Kawakami, R. N. Schouten, M. Veldhorst, L. M. K. Vandersypen, M. Babaie, E. Charbon, and F. Sebastiano, "The impact of classical control electronics on qubit fidelity" arXiv:1803.06176 [quant-ph], March 2018.
- [25] B. Zhai, S. Pant, L. Nazhandali, S. Hanson, J. Olson, A. Reeves, M. Minuth, R. Helfand, T. Austin, D. Sylvester, and D. Blaauw, "Energy-Efficient Subthreshold Processor Design," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 17, no. 8, pp. 1127-1137, Aug. 2009. doi: 10.1109/TVLSI.2008.2007564
- [26] M. L. Schneider, C. A. Donnelly, S. E. Russek, B. Baek, M. R. Pufall, P. F. Hopkins, P. D. Dresselhaus, S. P. Benz, W. H. Rippard, "Ultralow power artificial synapses using nanotextured magnetic Josephson junctions", *Science Advances*, vol. 4, no. 1, 2018. doi: 10.1126/sciadv.1701329