Architecture, design and technology guidelines for crosspoint memories - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2017

Architecture, design and technology guidelines for crosspoint memories

Résumé

While standalone Flash memories (NAND) are facing their physical limitations, the emergence of resistive switching memories (RRAM) is seen as a solution for high density, low cost and low energy NAND replacement candidate. However, it has been shown that deeply scaled, high density RRAM architectures, such as crosspoint, suffer of voltage drop effects (IR drop) in metal lines, periphery overhead and metal line charging time due to injected current during programming operations and sneaking currents through unselected bitcells. In this work, we first propose several innovative models for IRdrop, periphery overhead and array-line charging time accounting for in-array multiple bit-write operation. Then, we introduce a new methodology for crosspoint memory design to determine IRdrop, periphery overhead and timing associated with the optimal characteristics of 1 selector-1 resistance (1S1R) device. We apply the proposed methodology to various half metal pitch memory technology nodes (from 50nm to 15nm) and to several written word sizes (from 1 to 32 bits). We show that for 1 bit programmed per array, the RRAM programming current has to be lower than 30µA and the selector leakage current lower than 10nA and that limitations increase as soon as multiple bits are written simultaneously in the same array. This, suggests massively parallel multi-bank write of a small number of bits per array, as the best solution for the RRAM memories to be competitive with NAND memories Keywords—RRAM, crosspoint memory, crossbar memory, 1S1R NVM device, NVM
Fichier principal
Vignette du fichier
NANOARCH_2017_paper_13.pdf (996.78 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-01788148 , version 1 (17-07-2018)

Identifiants

Citer

Alexandre Levisse, P. Royer, Bastien Giraud, J.P. Nöel, Mathieu Moreau, et al.. Architecture, design and technology guidelines for crosspoint memories. 2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Jul 2017, Newport, United States. pp.677 - 686, ⟨10.1109/NANOARCH.2017.8053733⟩. ⟨hal-01788148⟩
196 Consultations
393 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More