Detection of resistive open and short defects in FDSOI under delay-based test: Optimal VDD and body biasing conditions - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2017

Detection of resistive open and short defects in FDSOI under delay-based test: Optimal VDD and body biasing conditions

Résumé

This paper presents a comprehensive study towards the identification and quantification of the detectability improvement of resistive open and short defects, brought by specific supply voltage and body biasing conditions applied during manufacturing test. The study is conducted using a didactic circuit implemented in 28nm UTBB FDSOI-RVT (Ultra-Thin Body and Buried oxide Fully Depleted Silicon-On-Insulator, Regular VT) technology in the context of delay-based test. Electrical simulation results are analyzed in order to both highlight the optimal test conditions overall and evaluate the individual improvement in defect detection brought by each factor (supply voltage and body biasing conditions), for different resistive defect types.
Fichier non déposé

Dates et versions

hal-01709615 , version 1 (15-02-2018)

Identifiants

Citer

Amit Karel, Florence Azaïs, Mariane Comte, Jean-Marc J.-M. Galliere, Michel Renovell, et al.. Detection of resistive open and short defects in FDSOI under delay-based test: Optimal VDD and body biasing conditions. ETS: European Test Symposium, May 2017, Limassol, Cyprus. ⟨10.1109/ETS.2017.7968208⟩. ⟨hal-01709615⟩
111 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More