

Transimpedance instrumentation amplifier based on current inversion

Herve Barthelemy, R. Vauche, V. Gies, Jean Gaubert, Sylvain Bourdel

▶ To cite this version:

Herve Barthelemy, R. Vauche, V. Gies, Jean Gaubert, Sylvain Bourdel. Transimpedance instrumentation amplifier based on current inversion. 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS), Jun 2017, Strasbourg, France. 10.1109/NEWCAS.2017.8010126. hal-01704374

HAL Id: hal-01704374

https://hal.science/hal-01704374

Submitted on 6 Jan 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Transimpedance instrumentation amplifier based on current inversion

H. Barthélemy, R. Vauché, V. Giès, J. Gaubert Aix Marseille Univ, Univ Toulon CNRS, IM2NP UMR 7334 Marseille-Toulon, France cor. herve.barthelemy@univ-tln.fr S. Bourdel Université Grenoble-Alpes CNRS, IMEP-LAHC UMR 5130 F-38000 Grenoble, France

Abstract — this paper presents a novel instrumentation amplifier operating a differential current measurement from a resistive bridge. The proposed transimpedance instrumentation amplifier is constructed with two voltage opamps. One opamp is used to realize the current inversion and the second as a single input transimpedance amplifier. The resistive bridge is biased by a DC current and that it differs from the traditional voltage Wheatstone bridge. Simulation results by PSpice from a full custom 0.35 μ m CMOS opamp (BSIM transistor models) and the commercially LT1097 from linear technology (macro-model) show well performances of the proposed topology and confirm the validity of the circuit. Under $\pm 2\,\mathrm{V}$ opamps supply voltages, the CMOS full custom configuration consume 273 μ W per MHz and provides a linear sensitivity of 5 mV/ Ω .

I. Introduction

Instrumentation amplifier (IA) is one of the most important building blocks in the design of analog front-end dedicated to sensor networks and measurement systems [1-4]. Measurement could be made from a single or multiple impedance variations from pressure gauges for example [1-4]. The strain gauges permit to provide impedance-variations which depend on the pressure, i.e. $R+\Delta_R$ or $R-\Delta_R$ in case of resistive variations. A current measurement technic that employs a current-mode Wheatstone bridge and voltage operational amplifiers has been introduced in [1] and some additional implementations in [6-9]. The goal of this paper is to present a new versatile solution using a current type resistive bridge. The main modification consists to add a current negative impedance converter (INIC) in order to cancel the input current offset before to apply the amplification [9]. The topology proposed in this paper is based on two voltage opamps which offers wide precision and the possibility to be implemented in full custom or by using commercial devices.

Traditional voltage mode Wheatstone bridge (VWB): Fig.1a and Fig.1b shows the traditional voltage mode Wheatstone bridge (VWB) [1]. Here, the differential voltage amplifier of gain A_D must provide an infinite input impedance at node in+ and node in-. The VWB concerns typical applications based two possible sensor variations. Considering $R_A = R_{A0} + \Delta_{RA}$, $R_B = R_{B0} + \Delta_{RB}$, $R_D = R_{D0}$ and $R_C = R_{C0}$ with $R_{A0} = R_{B0} = R_{D0} = R_{C0} = R$, this two typical cases are: i) $R_A = R + \Delta_R$, $R_B = R - \Delta_R$ and ii) $R_A = R + \Delta_R$, $R_B = R$. The study presented in this paper will consider the first case, but could easily be extended to the second case when $\Delta_R << R$. Then from Fig.1, considering $R_A = R + \Delta_R$, $R_B = R - \Delta_R$, $R_{D0} = R_{C0} = R$, for $V_{DD} = -V_{SS} = V_0$, we have for an ideal instrumentation amplifier of gain A_D :

$$V_{\text{out}} = A_{\text{D}}(V_{\text{A}} - V_{\text{B}}) = \left[\frac{A_{\text{D}}V_{0}}{R}\right] \Delta_{\text{R}} = S.\Delta_{\text{R}}$$
 (1)

where *S* is the IA sensitivity. In non-ideal case, the IA exhibits an output voltage offset and (1) becomes:

$$V_{\text{out}} = S.\Delta_{R} + V_{\text{OFF}} \tag{2}$$

Theoretically, the output offset V_{OFF} exists due to the common mode gain (A_{CM}) of a real IA and imprecise set of resistances or supply voltages, both for the bridge and the IA.




Fig.1: Typical voltage mode Wheatstone bridge (VWB) followed by a differential voltage instrumentation amplifier, R_C is use here for offset compensation.

Note that an Instrumentation amplifier with high *common mode* rejection ration (CMRR) will considerably reduce the amplification of the common mode voltage $V_{A0}+V_{B0}$ were V_{A0} and V_{B0} are the effective DC voltages at node A and B. Unfortunately the necessary and inherent differential gain A_D will drastically amplify the differential input offset $V_{AB0}=V_{A0}-V_{B0}$. In summary, to reduce the output offset V_{OFF} :

- The CMRR must be high
- The differential DC voltage between node A and B must be as close as possible.

The CMRR of the VWB is described by:

$$V_{\text{out}} = A_{\text{D}}(V_{\text{A}} - V_{\text{B}}) + \frac{A_{\text{CM}}}{2}(V_{\text{A}} + V_{\text{B}})$$
 (3)

with
$$CMRR = 20.\log \frac{A_D}{A_{CM}}$$
 (4,5)

A simple manner to reduce the differential offset consist in setting R_C (see Fig.1) or R_D .

Equivalent current mode resistive bridge (CRB): Azhari and Kaabi proposed in [5] a versatile measurement technic using an equivalent "current-mode" resistive bridge (CRB) also called current mode Wheatstone bridge (CMWB). The corresponding topology is shown in Fig.2a and Fig.2b. Note that the differential current amplifier must, ideally, provides a zero input impedance at node in+ and node in-.




Fig.2: Current mode resistive bridge (CRB) followed by a differential transimpedance instrumentation amplifier [5].

Considering the same type of variations of R_A and R_B than the VWB previously discussed we have, when $R_A = R + \Delta_R$, $R_B = R - \Delta_R$ and for $I_{DD}=I_0$:

$$V_{\text{out}} \cong \left[\frac{R_{\text{DIF}}I_0}{R}\right]\Delta_R + V_{\text{OFF}} = S.\Delta_R + V_{\text{OFF}}$$
 (6)

where S is the sensitivity in V/Ω and V_{OFF} the DC output voltage offset; considering the common mode transimpedance, we also have:

$$V_{\text{out}} = R_{\text{DIF}} (I_{A} - I_{B}) + \frac{R_{\text{CM}}}{2} (I_{A} + I_{B})$$
 (7)

$$V_{\text{out}} = R_{\text{DIF}} (I_{\text{A}} - I_{\text{B}}) + \frac{R_{\text{CM}}}{2} (I_{\text{A}} + I_{\text{B}})$$
 (7)
with $CMRR = 20.\log \frac{R_{\text{DIF}}}{R_{\text{CM}}}$ (8,9)

where R_{DIF} is the differential transimpedance and R_{CM} the common mode transimpedance of the instrumentation amplifier (current inputs, voltage output). A low differential offset is obtain for quasi zero input impedance at node in+ and in- in conjunction of a good matching between R_{A0} and R_{B0} . The circuit proposed in this paper offer a simple and versatile solution to cancel the output offset V_{OFF} from a single resistance and to provide a low input differential offset when R_{A0} is close to R_{B0} . Moreover the proposed configuration will not need high CMRR because the offset will be compensate before amplification [6].

In section II, the proposed current-inputs voltage-output instrumentation amplifier based a resistive bridge is presented and a theoretical analysis is given. Simulation results and discussions are proposed in section III. In section III two configurations are simulated and discussed 1) a full custom integration based on a CMOS 0,35µm typical process [10] and 2) a configuration based on two commercially opamps: the LT1097 from Linear Technology [11]. These two configurations were simulated with PSpice using the BSIM 3V3 transistor models for the CMOS full custom design and using the LT1097 macro-model from Linear Technology.

II. PROPOSED TRANSIMPEDANCE INSTRUMENTATION AMPLIFIER

Fig.3 shows the synopsis of the instrumentation amplifier [9] and Fig.4 the proposed novel implementation based on two voltage opamps. The circuit is composed by a I(current) negative impedance converter (INIC) and followed by a transimpedance amplifier having a transimpedance equal to -R_F. This output amplifier amplify the current difference $I_E = I_B - I_A$ "only" by $V_{out} = R_F(I_A - I_B)$; in this ideal case $R_{DIF} = R_F$ and $R_{CM}=0$ (see Fig.2). Considering a typical voltage instrumentation amplifier, one goal is to obtain a very low common gain (high CMRR) in order to cancel the common input offset voltage. Here the interest of having a low CMRR is not justified if the compensation offset of I_E (I_{OFF}) is done from the INIC by introducing a current gain α between the INIC output and input. This approach is then less different than a general view which consider the amplification (difference) of two input currents I_A and I_B at nodes in+ and in-, because here I_E is the only one input current that will be amplify. This means that in order to cancel the output offset voltage V_{OFF} , we only need to compensate I_{EOFF} . We will shows that compensate the I_{EOFF} leads to an overall gain of $R_{DIF} = (1 + \alpha)R_F$. Then playing on R_F will permit to calibrate the sensitivity and playing on α will permit to cancel the output voltage offset V_{OFF} .




Fig.3: Synopsis of the Instrumentation Amplifier [9].

Fig.4 shows the current resistive bridge biased with the DC current I_0 and the proposed instrumentation amplifier using two operational voltage feedback opamps OA1 and OA2.




Fig. 4: Proposed transimpedance instrumentation amplifier.

Considering $\alpha=1$, compared to Fig.2, the amplifier OA2 amplify the input current $I_E=I_B-I_A$ by a factor of -RF. The voltage amplifier OA2 permits to provide an ideal zero loading inputs impedance at the node in+ and the node in-. The part of the circuit composed by the opamp OA1, R_{01} and R_{02} simulate the negative impedance converter shown in Fig. 3. Here the INIC convert a zero loading impedance. Operation of OA1 (INIC) gives $R_{0I}I_A = \alpha R_{02}I_A$ or:

$$\alpha = R_{01}/R_{02} \tag{10}$$

The output amplifier OA2 and the feedback resistance *RF* realize a transimpedance amplification, we have:

$$V_{\text{out}} = R_{\text{F}}(\alpha I_{\text{A}} - I_{\text{B}}) \tag{11}$$

And from (11) we found:

$$R_{DIF} = \frac{1+\alpha}{2}R_F$$
; $R_{CM} = (\alpha - 1)R_F$ (12,13)

Then the sensitivity in V/Ω is given by:

$$S = \left\lceil \frac{(1+\alpha)R_F}{2R} I_0 \right\rceil \tag{14}$$

Playing on α allows to directly acting on the output offset voltage. Effectively, considering I_{A0} and I_{B0} the DC current through R_A and R_B respectively, when $\Delta_R=0$, we have:

$$V_{OFF} = R_F(\alpha I_{A0} - I_{B0}) = R_F(\frac{R_{01}}{R_{02}}I_{A0} - I_{B0})$$
 (15)

with:

$$I_{A} = \frac{R_{B0}}{R_{B0} + R_{A0}} I_{0} \quad ; \quad I_{B0} = \frac{R_{A0}}{R_{A0} + R_{B0}} I_{0}$$
 (16,17)

Because the transimpedance amplifier OA2 receives the difference between I_{B0} and αI_{A0} only, high CMRR [6] is not a necessary condition to reduce V_{OFF} . Then in our case, degradation of the CMRR could be done in order to cancel the output offset voltage V_{OFF} . In real case a non-ideal output transimpedance amplifier (Fig.3) provides, when $V_{OUT}=0$, an inherent input current offset $I_E(@V_{OUT}=0)=I_{OFF}$. Considering this additional offset, a zero output voltage ($V_{OFF}=0$) is obtained for:

$$\alpha I_{A0} - I_{B0} = I_{OFF} \tag{18}$$

and (15) must be rewritten as follows:

$$V_{OEE} = R_{E}(\alpha I_{A0} - I_{B0} - I_{OEE})$$
 (19)

Concerning an output offset voltage control of V_{OFF} from R_{01} , we have:

$$\Delta V_{OFF}/\Delta R_{01} = R_F I_0/2R_{01}.$$
 (20)

III. SIMULATION AND DISCUTION

All simulations have been performed using PSpice simulator. Simulations are done using two types of voltage opamps: i) using the PSpice macro-model of the commercially LT1097 [11] and ii) using a two identical full custom two stages CMOS voltage opamps simulated with a BSIM 3V3 typical transistor models from AMS [10]. Transistor Level description of the CMOS design is shown in Fig. 5 were I_B is the CMOS opamp DC bias current. Table I resume the transistor sizes and post-layout estimated drain and source areas and perimeters in order to compute the junction capacitances.




Fig. 5: Typical CMOS 0.35 µm two stages voltage opamp.

TABLE I
TRANSISTORS SIZES AND EQUIVALENT DRAIN AND SOURCE AREAS
(AD, AS) AND PERIMETERS (PD, PS)

transistors	W	L	AD=AS	PD=PS
	(µm)	(µm)	(m^2)	(m)
M_1,M_2	150	0.5	131E-12	135E-6
M_3, M_4, M_5, M_6, M_7	60	0.5	76E-12	63E-6
M_8, M_9, M_{10}, M_{12}	30	0.5	38E-12	33E-6
M_{11}	60	0.5	76E-12	63E-6

Fig.6 shows the simulated variation of V_{OFF} and α versus R_{0I} for the CMOS configuration. A quasi-offset cancellation is obtained for R_{0I} =10104 Ω (α =1,00948). The corresponding sensitivity is shown in Fig.7. The value of R_{0I} =10104 Ω does not correspond to an optimum CMRR, however this clearly cancel the output offset and does not impact the linearity of the sensitivity S defined by the equation (14). For the LT1097 configuration, the offset cancellation is obtained for R_{0I} =10006 Ω (α =1,0006) and the corresponding sensitivity is also shown in Fig.7.




Fig.6: Offset cancelation of the CMOS configuration from R_{01} ($R_{A0}=R_{B0}$).

In Fig.6, the accuracy of the control of the output offset voltage V_{OFF} is $250\mu V/\Omega$; which match with the equation (20). Table II resumes the mains simulated performances for the two configurations. Table II is given for $R_{A0}=R_{B0}=1k\Omega$ and a quasizero output offset voltage obtained with $R_{01}=10104\Omega$ and $R_{01}=10006\Omega$ for the CMOS and LT1097 configurations respectively. In case of $R_{A0}=1k\Omega$ and $R_{B0}=1010\Omega$, the values of R_{01} that permits to obtain $V_{OFF}=0$ are respectively for the CMOS and LT1097 configurations $R_{01}=10000\Omega$ ($V_{OFF}=20\mu V$) and $R_{01}=9905\Omega$ ($V_{OFF}=73\mu V$). This also demonstrates the capability to compensate the deviation between R_{A0} and R_{B0} from α by acting on R_{01} .




Fig.7: Output sensitivity: ■ LT1097 (macro-model) O CMOS Full custom (BSIM3V3).

In Table II the total power consumption of the CMOS configuration is about $273\mu W$ per MHz; this mean that in case of low bandwidth sensor variation of few Hz, an ultra-low power CMOS design of the opamp could be considered. Here the GBW (*gain bandwidth product*) of the CMOS configuration ($I_B = 50\mu A$ in Fig. 5) is 13MHz and the opamp consumes 1mW (13MHz/1mW); for example this become $2.8 MHz/112\mu W$ when $I_B = 15\mu A$.

TABLE II
MAIN SIMULATED PERFORMANCES FOR R_F =100 $k\Omega$ AND I_0 =50 μ A, R_{A0} = R_{B0} =1 $k\Omega$, V_{DD} =- V_{SS} =2V, I_B =50 μ A

11AU 11BU	11022, 1 DD 1 3	, 2,,1 _B copar	
	CMOS	LT1097	
	0.35µm	Linear	
Parameters		Technology	
R_{01}	10 104	10 006	[Ω]
R_{02}	10 000	10 000	$[\Omega]$
I_{A0}	24.886	24.995	[µA]
$ m I_{B0}$	25.114	25.005	[µA]
I_{0FF}	7.57	-4.31	[nA]
$V_{OFF}^{(1)}$	830	447	$[\mu V]$
α–1	0,00948	0.0006	-
Sensitivity (S)	5.0056	5	$[mV/\Omega]$
S-Deviation	±40	±20	[ppm]
Power consumption	2.19	3.14	[mW]
Bandwidth ⁽²⁾	8 (-3dB)	0.1 (+3dB)	MHz

- (1) The precision is $250\mu V/\Omega$ and match with equation (20).
- (2) Done with AC input currents @ in+ and in- (Fig.8, Fig.9).

In case of the simulation conditions of table II, Fig.11 and Fig.12 show the evolution of R_{DIF} and R_{CM} versus the frequency variation of I_A and I_B for the CMOS and the LT1097 configurations. As discussed before for the circuit discusses in this paper, reaching a low CMRR is not in our case a design objective for canceling the output voltage offset. In Fig.7, the sensitivities deviation are not higher than 40ppm for a resistive sensor(s) variation of 10% (i.e. $\Delta_R/R=0.1$).

IV. CONCLUSION

A novel instrumentation amplifier based on a current resistive bridge were introduced in this paper. The proposed voltage output instrumentation amplifier is based on two operational voltage opamps and 3 resistances only. It has been shown that the output offset voltage can be easily controlled from a single resistance. Simulation of a full custom CMOS design and using the commercially LT1098 have in both case demonstrated the circuit feasibility. This versatile topology could advantageously

replace topologies based on the traditional VWB, particularly when it is more convenient to have a bridge DC current supply instead of a DC supply voltage.




Fig.8: Frequency responses of the proposed CMOS instrumentation amplifier.




Fig.9: Frequency responses of the proposed instrumentation amplifier simulated with two LT1097.

REFERENCES

- [1] J. Karki: "Signal conditioning Wheastone Resistive Bridge Sensors", Applications Report, , Texas Instruments. SLOA034, September 1999, pp. 1-4.
- [2] J.-B Begueret, M. R. Benbrahim, Z. Li, F. Rodes, and J.-P. Dom: "Converters dedicated to long term monitoring of strain gauge transducers", IEEE J. Solid-State Circuits, vol. 32, no.3, 1997, pp. 349– 356
- [3] P. C. de Jong, G. C. M. Meijer: "A High-Temperature Electronic System for Pressure-Transducers", IEEE Trans. on Instrumentation and Measurement, vol. 49, no. 2, 2000, pp. 365-370.
- [4] P. Hauptmann, Sensors: "Principles and Applications", Prentice Hall, Hertfordshire, UK, 1993
- [5] S. J. Azhari and H. Kaabi: "AZKA cell: "The current mode alternative of the Wheatstone bridge", IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 9, 2000, pp. 1277–1284.
- [6] S. Gift, B. Maundy: "New Configurations for the Measurement of Small Resistance Changes", IEEE Trans. On Circuits & Systels – II: express briefs, vol. 53, no. 3, 2006, pp.178-182.
- [7] Stephan J. G. Gift: "An Enhanced Current-Mode Instrumentation Amplifier", IEEE Transaction on Instrumentation and Measurement, vol. 50, no. 1, 2001, pp. 85-88.
- [8] Y. H. Ghallab, W. Badawy, K. V. I. S. Kaler, B. J. Maundy: "A Novel Current-Mode Instrumentation Amplifier Based on Operational Floating Current Conveyor", IEEE Transaction on Instrumentation and Measurement, vol. 54, no. 5, 2005, pp. 1941-1949.
- [9] H. Barthélemy; E. Kussener; S. Meillère: "CMOS instrumentationamplifier based on ASKA cell", Proceedings of the 8th IEEE International NEWCAS Conference 2010, Pages: 393 – 396.
- [10] AMS: AustriaMmicroSystems: http://www.austriamicrosystems.com/
- [11] Linear Technology: "LT1097 Low Cost, Low Power Precision Op Amp", http://www.linear.com/product/LT1097