Accelerating CNN inference on FPGAs: A Survey - Archive ouverte HAL Accéder directement au contenu
Pré-Publication, Document De Travail Année : 2018

Accelerating CNN inference on FPGAs: A Survey

Kamel Abdelouahab
François Berry
Jocelyn Sérot

Résumé

Convolutional Neural Networks (CNNs) are currently adopted to solve an ever greater number of problems, ranging from speech recognition to image classification and segmentation. The large amount of processing required by CNNs calls for dedicated and tailored hardware support methods. Moreover, CNN workloads have a streaming nature, well suited to reconfigurable hardware architectures such as FPGAs. The amount and diversity of research on the subject of CNN FPGA acceleration within the last 3 years demonstrates the tremendous industrial and academic interest. This paper presents a state-of-the-art of CNN inference accelerators over FPGAs. The computational workloads, their parallelism and the involved memory accesses are analyzed. At the level of neurons, optimizations of the convolutional and fully connected layers are explained and the performances of the different methods compared. At the network level, approximate computing and datapath optimization methods are covered and state-of-the-art approaches compared. The methods and tools investigated in this survey represent the recent trends in FPGA CNN inference accelerators and will fuel the future advances on effcient hardware deep learning.
Fichier principal
Vignette du fichier
hal-accelerating-cnn.pdf (3.8 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01695375 , version 1 (29-01-2018)
hal-01695375 , version 2 (13-03-2018)

Identifiants

  • HAL Id : hal-01695375 , version 2

Citer

Kamel Abdelouahab, Maxime Pelcat, François Berry, Jocelyn Sérot. Accelerating CNN inference on FPGAs: A Survey. 2018. ⟨hal-01695375v2⟩
1708 Consultations
13556 Téléchargements

Partager

Gmail Facebook X LinkedIn More