Enhanced Intrinsic Voltage Gain in Artificially Stacked Bilayer CVD Graphene Field Effect Transistors - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Annalen der Physik Année : 2017

Enhanced Intrinsic Voltage Gain in Artificially Stacked Bilayer CVD Graphene Field Effect Transistors

Résumé

We report on electronic transport in dual-gate, artificially stacked bilayer graphene field effect transistors (BiGFETs) fabricated from large-area chemical vapor deposited (CVD) graphene. The devices show enhanced tendency to current saturation, which leads to reduced minimum output conductance values. This results in improved intrinsic voltage gain of the devices when compared to monolayer graphene FETs. We employ a physics based compact model originally developed for Bernal stacked bilayer graphene FETs (BSBGFETs) to explore the observed phenomenon. The improvement in current saturation may be attributed to increased charge carrier density in the channel and thus reduced saturation velocity due to carrier-carrier scattering.

Dates et versions

hal-01639708 , version 1 (20-11-2017)

Identifiants

Citer

Himadri Pandey, Jorge-Daniel Aguirre-Morales, Satender Kataria, Sébastien Fregonese, Vikram Passi, et al.. Enhanced Intrinsic Voltage Gain in Artificially Stacked Bilayer CVD Graphene Field Effect Transistors. Annalen der Physik, 2017, 529 (11), ⟨10.1002/andp.201700106⟩. ⟨hal-01639708⟩
115 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More