Efficient Partitioning Method for Distributed Logic Simulation of VLSI Circuits - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 1998

Efficient Partitioning Method for Distributed Logic Simulation of VLSI Circuits

Résumé

Distributed simulation is expected to provide a significant speed up of simulation run time. Partitioning and load balancing are very influential factors for speed up. The paper presents an efficient partitioning method for distributed VLSI circuits simulation. The main features of this method are the use of a logic replication algorithm. A realistic cost function based on precalculated activity of the circuit using a probabilistic algorithm, and a the balance between execution cost and communication cost. A distributed simulator based on a conservative synchronization method has been used to evaluate the performance of the partitioning.
Fichier non déposé

Dates et versions

hal-01618373 , version 1 (17-10-2017)

Identifiants

Citer

Amar Guettaf, Pirouz Bazargan Sabet. Efficient Partitioning Method for Distributed Logic Simulation of VLSI Circuits. 31st Annual Simulation Symposium, Apr 1998, Boston, MA, United States. pp.196-201, ⟨10.1109/SIMSYM.1998.668488⟩. ⟨hal-01618373⟩
47 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More