Layout-Oriented Synthesis of High Performance Analog Circuits - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2000

Layout-Oriented Synthesis of High Performance Analog Circuits

Résumé

This paper presents a methodology for the synthesis of high performance analog circuits. Layout parasitics are estimated and compensated during circuit sizing. Physical layout constraints are thus taken into consideration early in the design. This approach shortens the overall design time by avoiding laborious sizing-layout iterations. The approach has been implemented using two knowledge-based tools dedicated to analog circuit sizing and layout generation. An example of a high performance OTA is presented to illustrate the effectiveness of the approach.
Fichier non déposé

Dates et versions

hal-01573607 , version 1 (10-08-2017)

Identifiants

Citer

Mohamed Dessouky, Marie-Minerve Rosset-Louërat, Jacky Porte. Layout-Oriented Synthesis of High Performance Analog Circuits. Design Automation and Test in Europe Conference (DATE'2000), Mar 2000, Paris, France. pp.53-57, ⟨10.1109/DATE.2000.840015⟩. ⟨hal-01573607⟩
84 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More