A family of redundant multipliers dedicated to fast computation for signal processing - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2000

A family of redundant multipliers dedicated to fast computation for signal processing

Résumé

In view of the performance achieved through the use of the redundant addition, it would appear interesting to generalize the redundant notations (Carry Save, Borrow Save). To achieve this we require, as well the addition, a multiplication satisfying these notations. This paper presents the design of a set of multipliers spanning all possible I/O combinations, in redundant and conventional notations. We also describe the associated architectures and details of our method, which is based on parameterizable IP cores. The functions developed offer superior performance over conventional multipliers.
Fichier non déposé

Dates et versions

hal-01573053 , version 1 (08-08-2017)

Identifiants

Citer

Yannick Dumonteix, Habib Mehrez. A family of redundant multipliers dedicated to fast computation for signal processing. IEEE International Symposium on Circuits and Systems (ISCAS 2000), May 2000, Geneva, Switzerland. pp.325-328, ⟨10.1109/ISCAS.2000.857430⟩. ⟨hal-01573053⟩
44 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More