GSM EFR Vocoder on a Configurable DSP Core, A Quantitative Analysis - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2000

GSM EFR Vocoder on a Configurable DSP Core, A Quantitative Analysis

Résumé

This paper deals with the implementation of the GSM EFR vocoder on a configurable DSP processor. We first present the highly configurable and modular architecture used in the model of our DSP core. Next, a quantitative analysis of the EFR algorithm regarding Instruction-Level Parallelism and Algorithm/Architecture Adequation is performed. This leads to define a cost-effective and powerful architecture with special features enabling an optimized implementation of the vocoder. The results obtained are shown and compared to those of state-of-art DSP Processors.
Fichier non déposé

Dates et versions

hal-01572597 , version 1 (07-08-2017)

Identifiants

  • HAL Id : hal-01572597 , version 1

Citer

Yann Bajot, Habib Mehrez. GSM EFR Vocoder on a Configurable DSP Core, A Quantitative Analysis. International Conference On Signal Processing Applications and Technologies (ICSPAT 2000), Oct 2000, Dallas, Texas, United States. pp.1-6. ⟨hal-01572597⟩
64 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More