Hardware Architectures Exploration for Hyper-Elliptic Curve Cryptography - Archive ouverte HAL Access content directly
Conference Papers Year : 2017

Hardware Architectures Exploration for Hyper-Elliptic Curve Cryptography

Abstract

Our research group has been studying arithmetic operators and implementations of hardware accelerators for ECC, with robustness against physical attacks such as Side Channel Analysis (SCA) or faults injections. We are now designing hardware accelerators for HECC scalar multiplication by exploring different types of architectures. We developed a specific CABA (Cycle Accurate, Bit Accurate) simulator for our architectures. With this simulator, we can study the impact of the type, number and size of the arithmetic units and of the choice between different types of parallel architecture on the performances, circuit area and resistance against physical attacks. We will also compare different ways to manage internal data transfers and different control flow implementations. The most interesting configurations will be implemented on FPGA and evaluated on our attack setup.
Fichier principal
Vignette du fichier
gallin_tisserand_abstract-cryptopuces2017.pdf (122.69 Ko) Télécharger le fichier
CryptoPuces2017_slides_Gallin_Tisserand.pdf (1.06 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01547034 , version 1 (26-06-2017)

Identifiers

  • HAL Id : hal-01547034 , version 1

Cite

Gabriel Gallin, Arnaud Tisserand. Hardware Architectures Exploration for Hyper-Elliptic Curve Cryptography. Crypto'Puces 2017- 6ème rencontre Crypto'Puces, du composant au système communicant embarqué, May 2017, Porquerolles, France. pp.31. ⟨hal-01547034⟩
703 View
123 Download

Share

Gmail Facebook X LinkedIn More