


Finite Field Multiplier Architectures for Hyper-Elliptic Curve Cryptography

Gabriel GALLIN & Arnaud TISSERAND



1. Elliptic Curve Cryptography (ECC)




2. Hyper-Elliptic Curve Cryptography (HECC)

	GF(\mathcal{P}) size	ADD	DBL	source
ECC	ℓ_{ECC}	12M + 2S	7M + 3S	[EFD]
HECC	$\ell_{\text{HECC}} \approx \frac{1}{2}\ell_{\text{ECC}}$	40M + 4S	38M + 6S	[Lange 2005]
Kummer	ℓ_{HECC}	19M + 12S		[Renes et al. 2016]

HECC based on Kummer surfaces is more efficient than ECC:

- ARM Cortex M0: 75% clock cycles reduction for signatures
- AVR AT-mega: 32% cycles reduction for Diffie-Hellman




3. Montgomery Modular Multiplication (MMM)

Proposed by Peter L. Montgomery in 1985 (base for variations)


$$\begin{aligned} R &= A \times B & [n \text{ bits} \times n \text{ bits} \rightarrow 2n \text{ bits}] \\ q &= (R \times (-\mathcal{P}^{-1})) \bmod (2^n) & [n \text{ bits} \times n \text{ bits} \rightarrow n \text{ bits}] \\ q\mathcal{P} &= q \times \mathcal{P} & [n \text{ bits} \times n \text{ bits} \rightarrow 2n \text{ bits}] \end{aligned}$$

4. Pipeline in DSP Blocks



5. Hyper-Threaded Montgomery Multiplier (HTMM)

- One stage for each internal partial product
- 3 to 4 DSP slices in each stage



6. FPGA Implementation Results


Results for 3M with \mathcal{P} on 128 bits (4×34 b words), VHDL implementations for all versions, including fastest MMM implementation from [Ma et al. 2013]

Virtex 4 XC4VLX100, Virtex 5 XC5VLX110T, Spartan 6 XC6SLX75

HTMM_DRAM: operands in slices, HTMM_BRAM: operands in BRAMs

Version	FPGA	DSP	BRAM 18K/9K	FF	LUT	Slices	Freq. (MHz)	nb. cycles	Time (ns)
[Ma et al. 2013]	V4	21	6/0	1311	1201	879	252	65	258
	V5	21	6/0	1310	1027	406	296		220
	S6	21	0/6	1280	1600	540	210		309
HTMM_DRAM	V4	11	0/0	1638	1128	1346	330	79	239
	V5	11	0/0	1616	652	517	400		198
	S6	11	0/0	1631	1344	483	302		261
HTMM_BRAM	V4	11	2/0	615	364	449	328	79	241
	V5	11	2/0	593	371	249	357		221
	S6	11	0/2	587	359	180	304		260
HTMM_NQM	V4	8	2/0	667	432	524	329	94	286
	V5	8	2/0	643	371	234	360		261
	S6	8	0/2	629	356	206	308		305

7. 256b ECC vs 128b HECC (similar theoretical security)



FPGA.	Version	DSP	BRAM 36K/18K	Slices	Freq. (MHz)	nb. cycles	Time (ms)
V4	ECC	37	0/11	4655	250	109297	0.44
	HECC_1u	11	0/7	1413	330	183051	0.55
	HECC_2u	22	0/9	2356	330	115211	0.35
V5	ECC	37	10/0	1725	291	109297	0.38
	HECC_1u	11	0/7	873	360	183051	0.51
	HECC_2u	22	0/9	1542	360	115211	0.32