Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design - Archive ouverte HAL
Communication Dans Un Congrès Année : 2017

Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design

Résumé

The design methodology of an embedded system should start with a system-level partitioning dividing functions into hardware and software. However, since this partitioning decision is taken at a high level of abstraction, we propose regularly validating the selected partitioning during software development. The paper introduces a new model-based engineering process with a supporting toolkit, first performing system-level partitioning, and then assessing the partitioning choices thus obtained at different levels of abstraction during software design. This assessment shall in particular validate the assumptions made on system-level (e.g. on cache miss rates) that cannot be precisely determined without low-level hardware model. High-level partitioning simulations/verification rely on custom model-checkers and abstract models of software and hardware, while low-level prototyping simulations rely on automatically generated C-POSIX software code executing on a cycle-precise virtual prototyping platform. An automotive case study on an automatic braking applicationillustrates our complete approach.
Fichier principal
Vignette du fichier
ModelsWARD2017_Genius_Li_Apvrille.pdf (1.46 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01447148 , version 1 (23-02-2017)

Licence

Identifiants

  • HAL Id : hal-01447148 , version 1

Citer

Daniela Genius, Letitia Li, Ludovic Apvrille. Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design . 5th International Conference on Model-Driven Engineering and Software Development (MODELSWARD 2017), INSTICC, Feb 2017, Porto, Portugal. ⟨hal-01447148⟩
757 Consultations
435 Téléchargements

Partager

More