A Flexible SoC and Its Methodology for Parser-Based Applications - Archive ouverte HAL Access content directly
Journal Articles ACM Transactions on Reconfigurable Technology and Systems (TRETS) Year : 2016

A Flexible SoC and Its Methodology for Parser-Based Applications

Abstract

Embedded systems are being increasingly network interconnected. They require to interact with their environment through text-based protocol messages. Parsing such messages is control-dominated. The work presented in this article attempts to accelerate message parsers using a codesign-based approach. We propose a generic architecture associated to an automated design methodology that enables a SoC/SoPC system generation from high-level specifications of message protocols. Experimental results obtained on a Xilinx ML605 board show acceleration factors ranging from 4 to 11. Both static and dynamic reconfigurations of coprocessors are discussed then evaluated so as to reduce the system hardware complexity.
Fichier principal
Vignette du fichier
article-trets-2.pdf (413.51 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01415653 , version 1 (13-12-2016)

Identifiers

Cite

Bertrand Le Gal, Yérom-David Bromberg, Laurent Réveillère, Jigar Solanki. A Flexible SoC and Its Methodology for Parser-Based Applications. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2016, 10 (1), pp.4. ⟨10.1145/2939379⟩. ⟨hal-01415653⟩
395 View
324 Download

Altmetric

Share

Gmail Facebook X LinkedIn More