Cost-efficient of a cluster in a mesh SRAM-based FPGA - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Cost-efficient of a cluster in a mesh SRAM-based FPGA

Résumé

This paper presents a cost-efficient Built-In Self-Test (BIST) scheme for fault detection and diagnosis of a cluster in a mesh FPGA. In this scheme, test cost reduction is achieved by simultaneous testing of logic and intra-cluster interconnect resources without degradation of diagnostic resolution. We analyze the impact of cluster size variation on the testability of a given cluster. Efficiency of this scheme is calculated in terms of the number of test configurations and the corresponding fault coverage for different cluster sizes. Moreover, automated tools developed for BIST implementation are integrated into the standard design flow for bitstream generation. Experimental results show that 100% stuck-at fault coverage can be obtained for a cluster with a gate level diagnostic resolution.
Fichier non déposé

Dates et versions

hal-01400623 , version 1 (22-11-2016)

Licence

Identifiants

  • HAL Id : hal-01400623 , version 1

Citer

Saif-Ur Rehman, Mounir Benabdenbi, Lorena Anghel. Cost-efficient of a cluster in a mesh SRAM-based FPGA. IEEE 20th International On-Line Testing Symposium (IOLTS'14), Jul 2014, Platja d'Aro, Girona, Spain. pp.75-80. ⟨hal-01400623⟩

Collections

UGA CNRS TIMA
64 Consultations
0 Téléchargements

Partager

Gmail Mastodon Facebook X LinkedIn More