

BEOL-investigation on selfheating and SOA of SiGe HBT

Rosario d'Esposito, Sebastien Fregonese, Thomas Zimmer

▶ To cite this version:

Rosario d'Esposito, Sebastien Fregonese, Thomas Zimmer. BEOL-investigation on selfheating and SOA of SiGe HBT. 28th BipAK 2016, Nov 2016, Munich, Germany. hal-01399956

HAL Id: hal-01399956 https://hal.science/hal-01399956

Submitted on 21 Nov 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



BEOL-investigation on selfheating and SOA of SiGe HBT

R. D'Esposito, S. Fregonese, T. Zimmer

BipAk, Infineon Munich

November 24-25, 2016

Outline

- SiGe HBTs for THz applications
 - Thermal issues in state of the art SiGe HBTs
- Technologies under study: IFX B11HFC and ST B55
- Characterization of BEOL impact in single finger HBTs (IFX B11HFC)
- Physical modeling of the BEOL impact (IFX B11HFC)
- Impact of BEOL and transistor layout in multifinger HBTs (ST B55)
- Conclusions & future perspectives

Temperature issues in SiGe HBTs



Scaling and high integration consequences



Effect of SH on device behavior:HiCuM simulations



beavior: it leads to IC instability

A high Rth decreases the fT and fMAX figures of merit

Outline

- SiGe HBTs for THz applications
 - Thermal issues in state of the art SiGe HBTs
- Technologies under study: IFX B11HFC and ST B55
- Characterization of BEOL impact in single finger HBTs (IFX B11HFC)
- Physical modeling of the BEOL impact (IFX B11HFC)
- Impact of BEOL and transistor layout in multifinger HBTs (ST B55)
- Conclusions & future perspectives

Technologies under study: IFX B11HFC



feature size	f _T	f _{MAX}	BV _{CBO}	BV _{CEO}
130nm	250GHz	370GHz	5.5V	1.5V

- **7 BEOL metals**
- 4 thin Cu
- 2 thick Cu
- 1 Alu for pads 7

Technologies under study: ST B55





9 BEOL r	netals
----------	--------

- 5 thin Cu
- 2 medium Cu
- 1 thick Cu
- 1 Alu for pads 8

feature size	f _T	f _{MAX}	BV _{CBO}	BV _{CEO}
55nm	320GHz	370GHz	5.2V	1.5V

BEOL metallization evolution

Evolution over time of a CMOS technology node

- 2006 2008 90nm 65nm 10 layers 12 layers 1995 2010 0.35um 45nm 3 layers 12 layers 2012 1998 32nm 0.25um 12 layers 3 layers 2001 0.18um 2004 6 layers 130nm 8 layers
 - Akira Tsuchiya (Kyoto University, Japan)

- The dimensions of the active part of the transistors decreases
- The complexity of the BEOL increases

Scenario of the thermal impact of the BEOL



Thermal conductivity

FEOL Si	\rightarrow	1.54 W/cm K
BEOL SiO ₂	\rightarrow	0.014 W/cm K
BEOL Cu	\rightarrow	3.85 W/cm K

- Can the heat generated at the BC junction be dissipated through the metal stacks above it?
- How much the impact of the added metals on the behaviour of the component?
- Is it possible to model this effect to take it into account into circuit simulator?

HEAT SOURCE: BC junction

Outline

- SiGe HBTs for THz applications
 - Thermal issues in state of the art SiGe HBTs
- Technologies under study: IFX B11HFC and ST B55
- Characterization of BEOL impact in single finger HBTs (IFX B11HFC)
- Physical modeling of the BEOL impact (IFX B11HFC)
- Impact of BEOL and transistor layout in multifinger HBTs (ST B55)
- Conclusions & future perspectives

Test structures to evaluate BEOL impact

narr test set: Minimum volume of metal added The metal dummies do not change the electrical connections: emitter is grounded at metal-1 level

wide test set: More volume of metal added



B1E1: reference test structure

Test structures for evaluation of the BEOL impact

 A_{E} =(0,34x5) μ m²

- E2narr
- E3narr
- E4narr
- E2wide
- E3wide
- E4wide







Output curves

	50					
	50	_				
	-	B1E1 E4narr	E4wide E	33	A second	
	10					
	40	_				
	-	_				5
	20	_				<u>o'// / _</u>
3	30	_				in the
<u>í</u>		_			/// S	6
Õ	20	_				
	20	-				
	-				······	
	10	- /				
		-				
			V.	-=0.83V:	V _{er} =0.5V	
	0	_	- B			
	0.	0 0.	5	1.0)	1.5
			VCE (V)		

lest	AI %		
structure	Δι _C ⁄ο		
B1E1	0.0%		
E2narr	1.8%		
E3narr	2.5%		
E4narr	3.4%		
E2wide	5.5%		
E3wide	9.0%		
E4wide	10.0%		
B2	10.2%		
B3	15.8%		

ΔI_C% increases if the volume of metal increases; if metal is added to base contacts effect is stronger

Measured \mathbf{f}_{T} and $\mathbf{f}_{\mathsf{MAX}}$ figures of merit

de-embedding using the same OPEN and SHORT structures



V_{CE}=1.5V

No deterioration in the small signal RF figures of merit is measured

A sensible increment of f_T and f_{MAX} can be observed

Outline

- SiGe HBTs for THz applications
 - Thermal issues in state of the art SiGe HBTs
- Technologies under study: IFX B11HFC and ST B55
- Characterization of BEOL impact in single finger HBTs (IFX B11HFC)
- Physical modeling of the BEOL impact (IFX B11HFC)
- Impact of BEOL and transistor layout in multifinger HBTs (ST B55)
- Conclusions & future perspectives

Test structures for compact modeling of the BEOL impact

 A_{E} =(0,22x5) μ m²



M1 test structure

M6 test structure

Electrical connections are unaltered among the two structures

M1 test structure and schematic representation of the Rth



M1 test structure







- Rth of the BEOL part is just given by oxide (very high value, P_dBEOL is negligible)
- Total Pd can be approximated by just the Pd of the lower part

M6 test structure and schematic representation of the Rth







Back of the wafer: T=T_{chuck}=300K

- metallization reduces the overall Rth of the BEOL part and helps vehicle P_dBEOL upwards
- Total P_d is now split in 2 branches: one flows in the lower part and the other in the BEOL part

DC measurements on M1 and M6 (output curves)



DC current lowers for M6 in the high power dissipation region (Vbe~900mV) due to lower Rth (~10% variation)

=> better thermal stability

DC measurements and thermal network simulated in HiCuM



Zth extraction using low frequency S-parameters measurements



Rinaldi, "Small-signal operation of semiconductor devices including self-heating, with application to thermal characterization and instability analysis" TED 2001

Low frequency Y₂₂ measurements



- Adding metal dummies in the BEOL changes the Y_{22} in the range DC \rightarrow 2~6MHz
- Thermal diffusion is a distributed phenomenon: an infinite number of RC poles is theoretically needed
- Measured Y_{22} in the range 10kHz \rightarrow 500MHz shows **three main slopes**

Proposed thermal network to take into account distributed Zth



D'Esposito, S. Fregonese, A. Chakravorty and T. Zimmer, "Dedicated test-structures for investigation of the thermal impact of the BEOL in advanced SiGe HBTs in time and frequency domain" ICMTS 2016

Thermal model for the M1 test structure



Thermal model for the M6 test structure



Y₂₂ parameter simulated in HiCuM



 The Y₂₂ versus frequency is fit nicely for the 2 test structures under study using the proposed thermal networks

Outline

- SiGe HBTs for THz applications
 - Thermal issues in state of the art SiGe HBTs
- Technologies under study: IFX B11HFC and ST B55
- Characterization of BEOL impact in single finger HBTs (IFX B11HFC)
- Physical modeling of the BEOL impact (IFX B11HFC)
- Impact of BEOL and transistor layout in multifinger HBTs (ST B55)
- Conclusions & future perspectives

Thermal unbalances in multifinger devices (ST B55)

Thermal coupling in multifinger HBTs:

- 1) unbalanced temperature distribution
- 2) hotspot formation
- 3) current hogging
- 4) device instability
- 5) device failure





Proposed alternative finger layouts: HL structures

Reference structure: VM3 (active part is unaltered)

Increased cross section surface for power dissipation

Enlarged DTI **HL1**



finger-1 (0.18x5µm²)

finger-2



(d) HL3 test structure DTI enclosed area = $71.78 \mu m^2$ $A_E = 3,91 \mu m^2$

VM structures to evaluate the BEOL impact in multifingers

VM8 dummies till metal-8

VM6 dummies till metal-6

VM3 reference test structure



The active part of the transistor is not modified, just heat spreaders are added Electrical connections are unaltered among the different transistor structures

3D representation of the BEOL test structures

5xCBEBEBC architecture

Base

VM8 test structure

Metal dummies connected upon emitter contacts (VM8)



Output curves



Adding metal heatspreaders above the emitters lowers the slope of I_c in the high Pdiss region

The increase of the DTI enclosed area allows an even lower slope The slope of J_c is even lower for the devices with reduced A_E Emitter segmentation yields the best electro-thermal performances

R. D'Esposito, S. Frégonèse, A. Chakravorty, P. Chevalier, D. Céli and T. Zimmer, "Innovative SiGe HBT topologies with improved electro-thermal behavior", TED 2016

Thermal impedance



Outline

- SiGe HBTs for THz applications
 - Thermal issues in state of the art SiGe HBTs
- Technologies under study: IFX B11HFC and ST B55
- Characterization of BEOL impact in single finger HBTs (IFX B11HFC)
- Physical modeling of the BEOL impact (IFX B11HFC)
- Impact of BEOL and transistor layout in multifinger HBTs (ST B55)
- Conclusions & future perspectives

Conclusions: BEOL impact



- Mechanical stress
- Decrease of Rth
- Stabilizing effect for I_c
- Better RF performances
- The metallization helps to evacuate the heat generated by the transistor
- The metal volume slows down the thermal response and keeps the temperature more stable
- These effect can be modeled on a physical base and simulated

Conclusions: layout modifications



- Modifications in the transistor layout have a stronger electro-thermal impact
 (DTI enlargement, emitter segmentation)
- In AC the temperature sinusoidal variations penetrate the transistor till different depths according to the frequency



 Changes in the transistor layout mostly induce Zth variations at very low frequencies

Acknowledgements

- Thanks to **XMOD Technologies** for supplying the compact model parameters
- Thanks to **STMicroelectronics** for the B55 wafers
- Thanks to **Infineon Technologies** for the B11HFC wafers
- This work received funding from the European Union's Seventh Program for research, technological development and demonstration under grant agreement n°316755 (FP7 DOTSEVEN) as well as from the Rf2THz project.

Thank you for your attention!