Improving the thermal management of power GaN devices

ATW on Thermal Management, Los Gatos

Chenjiang Yu¹, Cyril BUTTAY², Éric LABOURÉ¹

¹ LGEP (GEEPS), Paris Sud, France ²Laboratoire Ampère, Lyon, France

23/9/15



Introduction

Thermal Management Strategies

Experimental Characterization

Conclusions



Introduction

Thermal Management Strategies

Experimental Characterization

Conclusions



GaN Devices for Power Management

- Low on-state specific resistance (100 times lower than Si)
- Fast-switching device
- Low cost (GaN-on-Si substrate) [5]
 - Gan on SiC: 20 \$/cm²
 - Gan on Saphire: 5 \$/cm²
 - Gan on Si: 0.5 \$/cm²
- Lateral devices (no GaN substrates available)
 - → Specific thermal management



P. Roussel, "SiC market and industry update," presented at the Int. SiC Power Electron. Appl. Workshop, Kista, Sweden, 2011.



Overview of Available GaN Devices - 1

Source: Transphorm TPH3205WS datasheet

Manufacturers:

- Panasonic (600 V, 71 mΩ) enhancement mode
- GaN Systems (650 V, 27 mΩ) enhancement mode
- Transphorm (600 V, 52 mΩ)
 Cascode with HeMT
- EPC (30 V, 4 mΩ) enhancement mode
- Packaging options from standard to highly specific



Source: GaNSystems GS66516T datashee



Overview of Available GaN Devices - 2

- EPC 2015 GaN transistor chosen for this study
 - 30 V, 33 A, 4 mΩ
 - 4x1.6 mm², die 685 μm thick
- Wafer-level packaging
 - Land Grid Array (solder bumps on die)
 - simple configuration for modelling, processing...
- ► Mounting technique: flip-chip on board, cooling via the bumps.



Lidow, A. et al. "A New Generation of Power Semiconductor Packaging Paves the Way for Higher Efficiency Power Conversion" (IWIPP 2015) [3]

Packaging Requirements for GaN Devices - 1

- Most devices are very sensitive to overvoltage, no avalanche allowed
 - EPC eGaN transistors: recommended gate voltage 5 V, absolute maximum: 6 V
- Switching frequency: 100s to 1000s of kHz
 - Stray inductances of power circuit will cause large losses
- Small package size
 - High power density, need to provide good thermal management.



Packaging Requirements for GaN Devices - 2

- Very low layout inductance (ideally < 1 nH)
- Driver and capacitors as close as possible to power devices
 - Use of multi-layer PCB
 - Short interconnexions
 - Die stacking

Source: Lee, F. C. et al "A New Package of High-Voltage Cascode Gallium Nitride Device for High-Frequency Applications" (IWIPP 2015) [2]



Kangping, W. et al. "An Optimized Layout with Low Parasitic Inductances for GaN HEMTs Based DC-DC Converter" (APEC 2015) [1]

















→ Few materials are both Thermal conductors and electrical insulators (diamond, AIN, Si₃N₄, Al₂O₃).





(a) DBC: ceramic dielectric (Al₂O₃, AIN, Si₃N₄)

- high thermal conductivity (20-180 W/K.m)
- expensive

 (b) IMS: organic dielectric clad on thick metal

- low thermal conductivity
 - (pprox 1–2 W/K.m [4])
- thin dielectric layer
- medium thermal resistance
- Iow cost
- (c) PCB: organic dielectric
 - low thermal conductivity
 - multi-layer possible
 - Iow cost



Introduction

Thermal Management Strategies

Experimental Characterization

Conclusions



Overview of Prototypes



- Ultra-thin PCB (70 μm resin, 35 μm copper)
- Cleaning
- Mounting of GaN transistors using BGA repair equipment (Zevac Onyx 21)
 - flip-chip alignment feature
 - reflow of SAC bumps (217 °C)
 - no additional solder (only tacky flux)









- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21





- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21





- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21





- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21





Two-step etching:

- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21



Resin coating



- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21





- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21





- thinning of copper in high-resolution areas (300 μm down to 50 μm)
- patterning of remaining copper
- Mounting using Zevac ONYX 21





- Preparation of a flex substrate (70 µm Cu)
- Mounting of GaN transistor
- Preparation of a DBC substrate
- Deposit of silver paste, alignment
- Low-temperature sintering of Flex-transistor assembly on DBC





- Preparation of a flex substrate (70 µm Cu)
- Mounting of GaN transistor
- Preparation of a DBC substrate
- Deposit of silver paste, alignment
- Low-temperature sintering of Flex-transistor assembly on DBC





- Preparation of a flex substrate (70 µm Cu)
- Mounting of GaN transistor
- Preparation of a DBC substrate
- Deposit of silver paste, alignment

 Low-temperature sintering of Flex-transistor assembly on DBC





- Preparation of a flex substrate (70 µm Cu)
- Mounting of GaN transistor
- Preparation of a DBC substrate
- Deposit of silver paste, alignment

 Low-temperature sintering of Flex-transistor assembly on DBC





- Preparation of a flex substrate (70 µm Cu)
- Mounting of GaN transistor
- Preparation of a DBC substrate
- Deposit of silver paste, alignment
- Low-temperature sintering of Flex-transistor assembly on DBC



- Grinding of silicon substrate
 - use of mounting wax
 - grinding with P1200 grit paper
- ▶ \approx 600 μ m substrate ground down to 200-400 μ m
- PVD plating (50 nm Ti, 150 nm Ag)
- Mounting on flex susbtrate
- Sintering
 - Nano-Tach-X (NBE tech)
 - 210 °C process (bump melt @ 217 °C)





- Grinding of silicon substrate
 - use of mounting wax
 - grinding with P1200 grit paper
- ► \approx 600 μ m substrate ground down to 200-400 μ m
- PVD plating (50 nm Ti, 150 nm Ag)
- Mounting on flex susbtrate
- Sintering
 - Nano-Tach-X (NBE tech)
 - 210 °C process (bump melt @ 217 °C)







- Grinding of silicon substrate
 - use of mounting wax
 - grinding with P1200 grit paper
- ► \approx 600 μ m substrate ground down to 200-400 μ m
- PVD plating (50 nm Ti, 150 nm Ag)
- Mounting on flex susbtrate
- Sintering
 - Nano-Tach-X (NBE tech)
 - ▶ 210 °C process (bump melt @ 217 °C)







- Grinding of silicon substrate
 - use of mounting wax
 - grinding with P1200 grit paper
- ► \approx 600 μ m substrate ground down to 200-400 μ m
- PVD plating (50 nm Ti, 150 nm Ag)
- Mounting on flex susbtrate
- Sintering
 - Nano-Tach-X (NBE tech)
 - ► 210 °C process (bump melt @ 217 °C)







- Grinding of silicon substrate
 - use of mounting wax
 - grinding with P1200 grit paper
- ► \approx 600 μ m substrate ground down to 200-400 μ m
- PVD plating (50 nm Ti, 150 nm Ag)
- Mounting on flex susbtrate
- Sintering
 - Nano-Tach-X (NBE tech)
 - ► 210 °C process (bump melt @ 217 °C)







Simulation – Conditions



	Thermal Cond. <i>W/K · m</i>
Copper	400
Alumina	27
Solder bumps	62
Silicon substrate	130
PCB prepreg	0.4
Sintered silver	200

- FEM simulation using COMSOL
- External boundaries: convection conditions (h=8 $W/m^2 \cdot K$)
- backside of substrate:
 - ► TIM
 - ► Heatsink with natural convection boundary ($T_A = 25 \text{ °C}$)
- Surface power dissipation for GaN device: 10 W.





► R_{Th}=18 K/W

- ► R_{Th}=4.9 K/W

- ► T_J=75°C
- ► R_{Th}=4.8 K/W

Dissipated power: 10 W



Introduction

Thermal Management Strategies

Experimental Characterization

Conclusions



Photograph of the Prototypes





Experimental Characterization – Calibration

Use of $R_{DS_{on}}$ as a temperature sensitive parameter

- Allow for temperature estimation during operation
- Good sensitivity to temperature
- ► R_{DSon} is low
- non-linearities at low drain current





Experimental Characterization – Identification



- Calibration curve useable from 1 to 40 A drain current
- Voltage-drop to monitor of 50–300 mV



- Test vehicle attached to a large heatsink with TIM
- Device continuously on
- ► Monitoring of V_{DS} for 20 min
- ► Estimation of temperature from *R_{DSon}* variation



► Ambient: 26 °C

	<i>I</i> _D =20 A	<i>I_D</i> =30 A	<i>I</i> _D =40 A
PCB	85 °C	Run-away	
DBC	36 ℃	49 °C	73 °C





	I_D	Power	T_J	R _{Th}	
	(A)	(W)	(°C)	Experimental	Simulation
PCB	25	3.9	125	25 K/W	18 K/W
DBC	40	7.46	73	6.2 K/W	4.9 K/W

- ► High experimental *R*_{Th} for PCB might be due to bending
- Clear improvement of ceramic substrate over PCB



Integrated Half-Bridge on DBC





- Layout: design reference from TI
- Substrate: DBC
- Thinned-down copper on high-res areas:
 - GaN devices (EPC 2015)
 - Gate driver (TI 5113)
 - Capacitors for driver
- Remaining copper 300 μ m thick
 - On par with 4 mΩ transistors



Introduction

Thermal Management Strategies

Experimental Characterization

Conclusions



Clear advantage of ceramic substrate for thermal management

- Proposed manufacturing technique for high-resolution etching of DBC
- Electrical-based junction temperature measurement method inaccurate, improvements needed



- ► Clear advantage of ceramic substrate for thermal management
- Proposed manufacturing technique for high-resolution etching of DBC
- Electrical-based junction temperature measurement method inaccurate, improvements needed



- Clear advantage of ceramic substrate for thermal management
- Proposed manufacturing technique for high-resolution etching of DBC
- Electrical-based junction temperature measurement method inaccurate, improvements needed



- Clear advantage of ceramic substrate for thermal management
- Proposed manufacturing technique for high-resolution etching of DBC
- Electrical-based junction temperature measurement method inaccurate, improvements needed
- Future Work:
 - Assemble operating "flip-flip" structures
 - ► Investigate AIN ceramic (expected improvement ≈1 K/W in R_{Th})
 - Improve thermal measurements, including Z_{Th} measurement



Thank you for your attention,

This work was funded by ANR (National Agency for Research) under the grant name "ETHAER".

Many thanks to the 3DPHI technological platform, Toulouse, France for their contribution to this work.







cyril.buttay@insa-lyon.fr 28/29

References

Wang Kangping, Ma Huan, Li Hongchang, Guo Yixuan, Yang Xu, Zeng Xiangjun, and Yu Xiaoling. An Optimized Layout with Low Parasitic Inductances for GaN HEMTs Based DC-DC Converter. In Proceedings of the Applied Power Electronics Conference and Exposition (APEC 2015), pages 948 – 951, Charlotte, mar 2015. IEEE.



Fred C Lee, Wenli Zhang, Xiucheng Huang, Zhengyang Liu, Weijing Du, and Qiang Li. A New Package of High-Voltage Cascode Gallium Nitride Device for High-Frequency Applications. In Proceedings of the International Workshop on Integrated Power Packaging (IWIPP 2015). IEEE, 2015.



Alex Lidow and David Reusch.

A New Generation of Power Semiconductor Packaging Paves the Way for Higher Efficiency Power Conversion.

In Proceedings of the International Workshop on Integrated Power Packaging (IWIPP 2015), pages 99 – 102, Chicago, may 2015. IEEE.



A. Ostmann, L. Boettcher, D. Manessis, S. Karaszkiewicz, and K.-D. Lang.

Power modules with embedded components.

In Microelectronics Packaging Conference (EMPC), 2013 European, pages 1-4, September 2013.



International Rectifier.

GaNpowIR - An Introduction.

Technical report, International Rectifier, feb 2010.