A System-On-A-Chip for Pattern Recognition Architecture and Design Methodology - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2000

A System-On-A-Chip for Pattern Recognition Architecture and Design Methodology

Résumé

We address in this paper the design and specification of a heterogeneous architecture of a SOC (System-On-a-Chip) for pattern recognition. Once the algorithms involved presented, we investigate the hardware/software codesign methodology, the system architecture and finally the VLSI physical integration. We conclude by giving results on the performance of the system regarding recognition rate and VLSI characteristics.
Fichier non déposé

Dates et versions

hal-01372840 , version 1 (27-09-2016)

Identifiants

Citer

Mourad Aberbour, Habib Mehrez, François Durbin, Jacques Haussy, P. Lalande, et al.. A System-On-A-Chip for Pattern Recognition Architecture and Design Methodology. CAMP 2000 - Fifth International Workshop on Computer Architectures for Machine Perception, Sep 2000, Padova, Italy. pp.155--162, ⟨10.1109/CAMP.2000.875973⟩. ⟨hal-01372840⟩
72 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More