Controlled placement and routing techniques to improve timing balance of WDDL designs in Mesh-based FPGA - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Controlled placement and routing techniques to improve timing balance of WDDL designs in Mesh-based FPGA

Résumé

The Wave Dynamic Differential Logic (WDDL) offers an affective way to address Differential Power Attack (DPA). However, the effectiveness of this countermeasure is guaranteed provided the routing of both the real and complementary paths is balanced, to obtain equal propagation delays and power consumption on differential signals.
Fichier non déposé

Dates et versions

hal-01372837 , version 1 (27-09-2016)

Identifiants

Citer

Emna Amouri, Zied Marrakchi, Habib Mehrez. Controlled placement and routing techniques to improve timing balance of WDDL designs in Mesh-based FPGA. APCCAS 2010 - IEEE Asia Pacific Conference on Circuits and Systems, Dec 2010, Kuala Lumpur, Malaysia. pp.296--299, ⟨10.1109/APCCAS.2010.5774878⟩. ⟨hal-01372837⟩
81 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More