Design and optimization of heterogeneous tree-based FPGA using 3D technology - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Design and optimization of heterogeneous tree-based FPGA using 3D technology

Résumé

The CMOS technology scaling has greatly improved the overall performance and density of Field Programmable Gate Arrays (FPGAs). However, when looking at the performance metrics such as speed, area and power consumption, the gap is generally very wide for FPGAs compared to application specific integrated circuits (ASICs) mainly due to the programmable interconnect overhead. We propose a 3-dimensional (3D) design methodology using horizontal design partitioning to vertically stack heterogeneous FPGA designs based on a Tree-based multilevel FPGA architecture. We describe the 3D design and optimization methodology to improve speed, interconnect area and power consumption using Tezzaron's 3D stacking technology.
Fichier non déposé

Dates et versions

hal-01372833 , version 1 (27-09-2016)

Identifiants

Citer

Vinod Pangracious, Zied Marrakchi, Habib Mehrez. Design and optimization of heterogeneous tree-based FPGA using 3D technology. FPT 2013 - International Conference on Field-Programmable Technology, Dec 2013, Kyoto, Japan. pp.334--337, ⟨10.1109/FPT.2013.6718380⟩. ⟨hal-01372833⟩
79 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More