On wiring delays reduction of tree-based FPGA using 3-D fabric - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

On wiring delays reduction of tree-based FPGA using 3-D fabric

Résumé

We describe the design and exploration methodology to optimize 3-dimensional (3D) heterogeneous interconnect fabric of Tree-based FPGA (HT-FPGA) by introducing a break-point at a particular tree level interconnect to optimize the speed, power consumption and area. The ability of the flow to decide a horizontal or vertical partitioning of the multilevel programmable tree network based on design specifications is a defining feature. The break-point of vertically partitioned tree is designed to balance the placement of logic blocks and switch blocks into multiple tiers while the break-point of horizontally partitioned tree is designed to optimize the interconnect delay of the programmable tree network. We finally evaluate the performance, area and power consumption of the proposed 3D HT-FPGA using the newly developed flow and show that vertical and horizontally partitioned 3D stacked HT-FPGA improves speed by 16% and 55% respectively. Silicon footprint reduced by 50% for vertical and 46% for horizontal partitioning method and power consumption reduced by 35% compared to 2D counterpart.
Fichier non déposé

Dates et versions

hal-01372615 , version 1 (27-09-2016)

Identifiants

Citer

Vinod Pangracious, Mohamed Sahbi Marrakchi, Habib Mehrez, Zied Marrakchi. On wiring delays reduction of tree-based FPGA using 3-D fabric. SOCC 2014 - 27th IEEE International System-on-Chip Conference, Sep 2014, Las Vegas, NV, United States. pp.64--69, ⟨10.1109/SOCC.2014.6948901⟩. ⟨hal-01372615⟩
67 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More