Performances Improvement of FPGA using Novel Multilevel Hierarchical Interconnection Structure - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

Performances Improvement of FPGA using Novel Multilevel Hierarchical Interconnection Structure

Hayder Mrabet
Pierre Souillot
  • Fonction : Auteur

Résumé

This paper presents a new multilevel hierarchical FPGA (MFPGA) architecture that unifies two unidirectional programmable networks: a predictible downward network based on the Butterfly-Fat-Tree topology, and an upward network using hierarchy. Studies based on the Rent's Rule show that wiring and switch requirements in the MFPGA grow slower than in traditional topologies. New tools are developed to place and route several benchmark circuits on this architecture. Experimental results based on the MCNC benchmarks show that MFPGA can implement circuits with an average gain of 40% in total area compared with mesh architecture.
Fichier non déposé

Dates et versions

hal-01338460 , version 1 (28-06-2016)

Identifiants

Citer

Hayder Mrabet, Zied Marrakchi, Pierre Souillot, Habib Mehrez. Performances Improvement of FPGA using Novel Multilevel Hierarchical Interconnection Structure. ICCAD IEEE/ACM International Conference on Computer-Aided Design, Nov 2006, San Jose, California, United States. pp.675-679, ⟨10.1109/ICCAD.2006.320012⟩. ⟨hal-01338460⟩
59 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More