Performances comparison between Multilevel hierarchical and Mesh FPGA - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

Performances comparison between Multilevel hierarchical and Mesh FPGA

Résumé

In this paper we evaluate a new multilevel hierarchical FPGA (MFPGA). The specific architecture includes two unidirectional programmable networks: A downward network based on the butterfly-fat-tree topology, and a special upward network. New tools are developed to place and route several benchmark circuits on this architecture. Comparison with the traditional symmetric, Manhattan mesh architecture shows that MFPGA can implement circuits with smaller area and better speed.
Fichier non déposé

Dates et versions

hal-01338430 , version 1 (28-06-2016)

Identifiants

Citer

Zied Marrakchi, Hayder Mrabet, Habib Mehrez. Performances comparison between Multilevel hierarchical and Mesh FPGA. DTIS IEEE International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Sep 2006, Tunis, Tunisia. pp.166-171, ⟨10.1109/DTIS.2006.1708712⟩. ⟨hal-01338430⟩
120 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More