Communication Dans Un Congrès Année : 2016

High performance, low cost, and double node upset tolerant latch design

Résumé

In this paper, a high performance, low cost, and double-node-upset (DNU) tolerant latch design (referred to as HLDUT) is proposed in 22nm CMOS technology. The latch mainly consists of a single-node-upset (SNU) resilient cell and a 3-input C-element, and the SNU resilient cell mainly constructs from triple mutual feedback 2-input C-elements, thus the latch is DNU (let alone SNU) tolerant. Using clock gating methodology, high speed transmission path, and fewer transistors, the latch also performs with lower overheads regarding power dissipation, transmission delay, and silicon area. Simulation results have demonstrated the SNU/DNU tolerability, and a ~97.44% area-power-delay product saving for the latch design on average compared with the previous radiation hardened latch designs.

Fichier principal
Vignette du fichier
High performance, low cost, and double node upset tolerant latch design.pdf (207.2 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence
Loading...

Dates et versions

hal-01316498 , version 1 (17-05-2016)

Licence

Identifiants

  • HAL Id : hal-01316498 , version 1

Citer

Aibin Yan, Xuejun Li, Zhao Lv, Huaguo Liang, Maoxiang Yi, et al.. High performance, low cost, and double node upset tolerant latch design. Fast Abstract in the 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, Jun 2016, Toulouse, France. ⟨hal-01316498⟩
164 Consultations
203 Téléchargements

Partager

  • More