With the process evolutions, interconnect reduction is an important problem in the verification of integrated circuit. In this paper, we present an exact method to compute the analytic time-domain response for a RC circuit including coupling capacitors under step input. Accuracy and efficiency of the method is shown for various examples.