Hierarchical Sizing and Biasing of Analog Firm Intellectual Properties - Archive ouverte HAL
Communication Dans Un Congrès Année : 2009

Hierarchical Sizing and Biasing of Analog Firm Intellectual Properties

Résumé

We demonstrate hierarchical sizing and biasing methodology in CAIRO+ that automatically generates suitable designs plans used to compute the DC operating point and dimensions for analog firm IPs.
Fichier non déposé

Dates et versions

hal-01295050 , version 1 (30-03-2016)

Identifiants

  • HAL Id : hal-01295050 , version 1

Citer

Ramy Iskander, Marie-Minerve Louërat, Andreas Kaiser. Hierarchical Sizing and Biasing of Analog Firm Intellectual Properties. DATE University Booth, Mar 2009, Nice, France. pp.1-2. ⟨hal-01295050⟩
58 Consultations
0 Téléchargements

Partager

More