<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-01290706</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-22T06:40:29+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Heterogeneous-ASIF: An Application Specific Inflexible FPGA using Heterogeneous logic blocks</title>
            <author role="aut">
              <persName>
                <forename type="first">Husain</forename>
                <surname>Parvez</surname>
              </persName>
              <email type="md5">f1efccf3f23872ca455683531c2ba874</email>
              <email type="domain">lip6.fr</email>
              <idno type="idhal" notation="numeric">979870</idno>
              <idno type="halauthorid" notation="string">941967-979870</idno>
              <affiliation ref="#struct-394989"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Zied</forename>
                <surname>Marrakchi</surname>
              </persName>
              <email type="md5">0a89e89efe98f0aaafa1a76d89a97047</email>
              <email type="domain">lip6.fr</email>
              <idno type="idhal" notation="numeric">969944</idno>
              <idno type="halauthorid" notation="string">704124-969944</idno>
              <affiliation ref="#struct-394989"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Habib</forename>
                <surname>Mehrez</surname>
              </persName>
              <email type="md5">f23ceb9eb94c548be6bcb2c87854a7f0</email>
              <email type="domain">lip6.fr</email>
              <idno type="idhal" notation="string">habib-mehrez</idno>
              <idno type="idhal" notation="numeric">9743</idno>
              <idno type="halauthorid" notation="string">18199-9743</idno>
              <idno type="IDREF">https://www.idref.fr/089368088</idno>
              <idno type="ORCID">https://orcid.org/0000-0002-0692-1754</idno>
              <affiliation ref="#struct-394989"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Lip6</forename>
                <surname>Publications</surname>
              </persName>
              <email type="md5">48f930374cf1d03f2eafeaae16bb5814</email>
              <email type="domain">lip6.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2016-03-18 14:00:33</date>
              <date type="whenModified">2023-04-11 15:16:28</date>
              <date type="whenReleased">2016-03-18 14:00:33</date>
              <date type="whenProduced">2010-02</date>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="196566">
                <persName>
                  <forename>Lip6</forename>
                  <surname>Publications</surname>
                </persName>
                <email type="md5">48f930374cf1d03f2eafeaae16bb5814</email>
                <email type="domain">lip6.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-01290706</idno>
            <idno type="halUri">https://hal.science/hal-01290706</idno>
            <idno type="halBibtex">parvez:hal-01290706</idno>
            <idno type="halRefHtml">&lt;i&gt;FPGA ACM/SIGDA International Symposium on Field Programmable Gate Arrays&lt;/i&gt;, Feb 2010, Monterey, California, United States. pp.290-290, &lt;a target="_blank" href="https://dx.doi.org/10.1145/1723112.1723181"&gt;&amp;#x27E8;10.1145/1723112.1723181&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">FPGA ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Feb 2010, Monterey, California, United States. pp.290-290, &amp;#x27E8;10.1145/1723112.1723181&amp;#x27E9;</idno>
            <availability status="restricted"/>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="UPMC" corresp="SORBONNE-UNIVERSITE">Université Pierre et Marie Curie</idno>
            <idno type="stamp" n="CNRS">CNRS - Centre national de la recherche scientifique</idno>
            <idno type="stamp" n="LIP6" corresp="SORBONNE-UNIVERSITE">Laboratoire d'Informatique de Paris 6</idno>
            <idno type="stamp" n="UPMC_POLE_1" corresp="UPMC">UPMC Pôle 1</idno>
            <idno type="stamp" n="LIP6-CIAN" corresp="LIP6">Circuits Intégrés Numériques et Analogiques </idno>
            <idno type="stamp" n="SORBONNE-UNIVERSITE">Sorbonne Université</idno>
            <idno type="stamp" n="SU-SCIENCES" corresp="SORBONNE-UNIVERSITE">Faculté des Sciences de Sorbonne Université</idno>
            <idno type="stamp" n="ALLIANCE-SU"> Alliance Sorbonne Université</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Heterogeneous-ASIF: An Application Specific Inflexible FPGA using Heterogeneous logic blocks</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Husain</forename>
                    <surname>Parvez</surname>
                  </persName>
                  <email type="md5">f1efccf3f23872ca455683531c2ba874</email>
                  <email type="domain">lip6.fr</email>
                  <idno type="idhal" notation="numeric">979870</idno>
                  <idno type="halauthorid" notation="string">941967-979870</idno>
                  <affiliation ref="#struct-394989"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Zied</forename>
                    <surname>Marrakchi</surname>
                  </persName>
                  <email type="md5">0a89e89efe98f0aaafa1a76d89a97047</email>
                  <email type="domain">lip6.fr</email>
                  <idno type="idhal" notation="numeric">969944</idno>
                  <idno type="halauthorid" notation="string">704124-969944</idno>
                  <affiliation ref="#struct-394989"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Habib</forename>
                    <surname>Mehrez</surname>
                  </persName>
                  <email type="md5">f23ceb9eb94c548be6bcb2c87854a7f0</email>
                  <email type="domain">lip6.fr</email>
                  <idno type="idhal" notation="string">habib-mehrez</idno>
                  <idno type="idhal" notation="numeric">9743</idno>
                  <idno type="halauthorid" notation="string">18199-9743</idno>
                  <idno type="IDREF">https://www.idref.fr/089368088</idno>
                  <idno type="ORCID">https://orcid.org/0000-0002-0692-1754</idno>
                  <affiliation ref="#struct-394989"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">FPGA ACM/SIGDA International Symposium on Field Programmable Gate Arrays</title>
                <meeting>
                  <title>FPGA ACM/SIGDA International Symposium on Field Programmable Gate Arrays</title>
                  <date type="start">2010-02</date>
                  <settlement>Monterey, California</settlement>
                  <country key="US">United States</country>
                </meeting>
                <imprint>
                  <publisher>ACM</publisher>
                  <biblScope unit="pp">290-290</biblScope>
                </imprint>
              </monogr>
              <idno type="doi">10.1145/1723112.1723181</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>An Application Specific Inflexible FPGA (ASIF) is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at different times. Application circuits are initially placed and routed on an FPGA in such a way that the total routing switches used in the FPGA architecture are minimized. Later all unused routing resources are removed from the FPGA to generate an ASIF. An ASIF which is reduced from a heterogeneous FPGA (i.e. containing hard-blocks such as Multipliers, Adders and RAMS etc) is called as a Heterogeneous-ASIF. This work shows that a standard-cell based Heterogeneous-ASIF using Multipliers, Adders and Look-Up-Tables for a set of 10 opencores application circuits is 85% smaller in area than a single driver FPGA using the same type of blocks, and only 24% larger than the sum of areas of their standard-cell based ASIC version. If the Look-Up-Tables are replaced with a set of repeatedly used hard logic gates (such as AND gate, OR gate, FLIP-FLOPS etc), the ASIF becomes 89% smaller than the FPGA and 3% smaller than the sum of ASICs. The area gap between ASIF and sum of ASICs can be further reduced if repeatedly used groups of standard-cell logic gates in an ASIF are designed in full-custom. One of the major advantages of an ASIF is that just like an FPGA, an ASIF can also be reprogrammed to execute new or modified circuits, but at a very limited scale. A new CAD flow is presented to map application circuits on an ASIF.</p>
            </abstract>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="researchteam" xml:id="struct-394989" status="OLD">
          <orgName>Circuits Intégrés Numériques et Analogiques</orgName>
          <orgName type="acronym">CIAN</orgName>
          <date type="start">2004-01-01</date>
          <date type="end">2017-12-31</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
          </desc>
          <listRelation>
            <relation active="#struct-233" type="direct"/>
            <relation active="#struct-93591" type="indirect"/>
            <relation name="UMR7606" active="#struct-441569" type="indirect"/>
          </listRelation>
        </org>
        <org type="laboratory" xml:id="struct-233" status="OLD">
          <idno type="RNSR">199712651U</idno>
          <idno type="ROR">https://ror.org/05krcen59</idno>
          <orgName>Laboratoire d'Informatique de Paris 6</orgName>
          <orgName type="acronym">LIP6</orgName>
          <date type="start">1997-01-01</date>
          <date type="end">2017-12-31</date>
          <desc>
            <address>
              <addrLine>4 Place JUSSIEU 75252 PARIS CEDEX 05</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.lip6.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-93591" type="direct"/>
            <relation name="UMR7606" active="#struct-441569" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-93591" status="OLD">
          <idno type="ROR">https://ror.org/02en5vm52</idno>
          <orgName>Université Pierre et Marie Curie - Paris 6</orgName>
          <orgName type="acronym">UPMC</orgName>
          <date type="end">2017-12-31</date>
          <desc>
            <address>
              <addrLine>4 place Jussieu - 75005 Paris</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.upmc.fr/</ref>
          </desc>
        </org>
        <org type="regroupinstitution" xml:id="struct-441569" status="VALID">
          <idno type="IdRef">02636817X</idno>
          <idno type="ISNI">0000000122597504</idno>
          <idno type="ROR">https://ror.org/02feahw73</idno>
          <orgName>Centre National de la Recherche Scientifique</orgName>
          <orgName type="acronym">CNRS</orgName>
          <date type="start">1939-10-19</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.cnrs.fr/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>