Using Compact MOS Models for Hierarchical Sizing and Biasing of Analog IPs - Archive ouverte HAL Access content directly
Poster Communications Year :

Using Compact MOS Models for Hierarchical Sizing and Biasing of Analog IPs

No file

Dates and versions

hal-01286039 , version 1 (10-03-2016)

Identifiers

  • HAL Id : hal-01286039 , version 1

Cite

Farakh Javid, Ramy Iskander, Marie-Minerve Louërat, Damien Dupuis. Using Compact MOS Models for Hierarchical Sizing and Biasing of Analog IPs. IEEE MOS-AK/GSA Workshop, Apr 2011, Paris, France. IEEE MOS-AK/GSA Workshop, pp.1-2. ⟨hal-01286039⟩
69 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More