Differential pair routing to balance dual signals of WDDL designs in cluster-based Mesh FPGA - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Differential pair routing to balance dual signals of WDDL designs in cluster-based Mesh FPGA

Résumé

Cryptographic devices are vulnerable to Differential Power Attacks (DPA). To resist these attacks, the Wave Dynamic Differential Logic (WDDL) has been proposed. However, the limitation of this technique is that it requires balanced routing of the dual rail interconnect between gates, to obtain equal propagation delays and power consumption on differential signals. This paper addresses the problem of routing balance in Mesh FPGA. First, we perform a dual placement in cluster based Mesh FPGA. Then, we propose a differential routing method which achieves a perfectly balanced routed signals in terms of wire length and switch number.
Fichier non déposé

Dates et versions

hal-01286036 , version 1 (10-03-2016)

Identifiants

Citer

Emna Amouri, Zied Marrakchi, Habib Mehrez. Differential pair routing to balance dual signals of WDDL designs in cluster-based Mesh FPGA. 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2011, Jun 2011, Montpellier, France. pp.1-4, ⟨10.1109/ReCoSoC.2011.5981528⟩. ⟨hal-01286036⟩
31 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More