Analog Circuits Sizing Using Bipartite Graphs - Archive ouverte HAL Access content directly
Conference Papers Year :

Analog Circuits Sizing Using Bipartite Graphs


This paper presents a new formalization of a hierarchical methodology for the sizing and biasing of analog IPs using bipartite directed acyclic graphs. This methodology allows to generate suitable sizing procedures that respect designer hypothesis and circuit topology. A library of simulator-based sizing and biasing operators using compact MOS models is used to ensure accurate sizing over different technologies. The bipartite graph formalization enables the designer to have sufficient insight on the sizing steps. Using this methodology with bipartite graphs, we sized and retargeted an amplifier from a 130nm to a 65nm process, then a low-power amplifier was migrated from an existing 180nm design to a 130nm technology.
No file

Dates and versions

hal-01286024 , version 1 (10-03-2016)



Farakh Javid, Ramy Iskander, Marie-Minerve Louërat, Damien Dupuis. Analog Circuits Sizing Using Bipartite Graphs. IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Aug 2011, Seoul, South Korea. pp.1-4, ⟨10.1109/MWSCAS.2011.6026591⟩. ⟨hal-01286024⟩
114 View
0 Download



Gmail Facebook Twitter LinkedIn More