Pipelined ADC Design Exploration Methodology Employing Circuit-System Refinement - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Pipelined ADC Design Exploration Methodology Employing Circuit-System Refinement

Mahmoud Abdoallah
  • Fonction : Auteur
Mohamed Dessouky
  • Fonction : Auteur
Hugo Gicquel
  • Fonction : Auteur
Abdel Halim Shousha
  • Fonction : Auteur

Résumé

A pipelined ADC equation-based design space exploration methodology targeting minimum power dissipation is presented. While distinct frontiers are drawn between system-level and circuit-level design phases, this paper shows the importance of a refinement step between both phases. At the system-level, all possible architectures are examined followed by behavioral validation. Using a circuit sizing tool, different circuit topologies are investigated. The refinement phase proves to be important to increase the accuracy of system-level calculations by remapping new circuit-related parameters using the achieved circuit performances. The flow was built in an open system environment where the user has the freedom to change the modeling approach at any level, introduce different equations, and relax/tighten design constraints. An 11-bit ADC design test case is given to illustrate the methodology.
Fichier non déposé

Dates et versions

hal-01284832 , version 1 (08-03-2016)

Identifiants

Citer

Mahmoud Abdoallah, Mohamed Dessouky, Marie-Minerve Louërat, Hugo Gicquel, Abdel Halim Shousha. Pipelined ADC Design Exploration Methodology Employing Circuit-System Refinement. Electronics, Communications and Photonics Conference, Apr 2011, Riyadh, Saudi Arabia. pp.1-4, ⟨10.1109/SIECPC.2011.5876922⟩. ⟨hal-01284832⟩
120 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More