Compact Interconnect Approach for Networks of Neural Cliques Using 3D Technology - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2015

Compact Interconnect Approach for Networks of Neural Cliques Using 3D Technology

Résumé

Thanks to their brain-like properties, neural networks outperform traditional algorithms in certain group of applications. However, since they are wire-dominated systems, their hardware implementation poses numerous challenges as high latency and energy consumption. The recent technological improvements allow for stacking few dies one on another and designing 3D electronic circuits. This creates opportunities for 3D efficient implementations of neural networks targeting high-performance applications. This work explores the gains of 3D technology for neural networks relying on neural cliques. A general study shows up to 55% reduction in terms of total interconnect length and interconnect power consumption, and 74% reduction of the maximal interconnect delay. The proposed approach is validated with a power management applicative test-case. We demonstrate that, in this scenario, the 3D architecture reduces interconnect length and power by 35% and the maximal delay by 57%, compared to 2D.
Fichier non déposé

Dates et versions

hal-01271622 , version 1 (09-02-2016)

Identifiants

Citer

Bartosz Boguslawski, Sarhan Hossam, Fabrice Seguin, Frédéric Heitzmann, Sebastien Thuries, et al.. Compact Interconnect Approach for Networks of Neural Cliques Using 3D Technology. VLSI-Soc 2015 : IFIP/IEEE International Conference on Very Large Scale Integration, Oct 2015, Daejeon, Corée du Sud. pp.116 - 121, ⟨10.1109/VLSI-SoC.2015.7314402⟩. ⟨hal-01271622⟩
148 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More