The Effect of S-box Design on Pipelined AES Using FPGAs - Archive ouverte HAL
Communication Dans Un Congrès Année : 2012

The Effect of S-box Design on Pipelined AES Using FPGAs

Résumé

This work discuses the difference between three methods are used to implement S-box stage of AES. BRAM, composite field, and ROM are these methods. The comparison is based on FPGA implementation of these methods.

Mots clés

Fichier non déposé

Dates et versions

hal-01265624 , version 1 (01-02-2016)

Identifiants

  • HAL Id : hal-01265624 , version 1

Citer

Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, Habib Mehrez. The Effect of S-box Design on Pipelined AES Using FPGAs. Colloque GDR SOC-SIP, Jun 2012, Paris, France. pp.1-4. ⟨hal-01265624⟩
142 Consultations
0 Téléchargements

Partager

More