Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems - Archive ouverte HAL Accéder directement au contenu
Chapitre D'ouvrage Année : 2016

Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems

Résumé

Massively Parallel Multi-Processors System-on-Chip (MP2SoC) architectures require efficient programming models and tools to deal with the massive parallelism present within the architecture. In this paper, we propose a tool which automates the generation of the System-Level Architecture Model (S-LAM) from a Unified Modeling Language-based (UML) model annotated with the Modeling and Analysis of Real-Time and Embedded Systems (MARTE) profile. The S-LAM-based description of the MP2SoC architecture is conformed to the IP-XACT standard. The integration of our generator within a co-design framework provides the specification of the whole MP2SoC system using UML and MARTE. Then, gradual refinements allow the execution of a rapid prototyping process.
Fichier principal
Vignette du fichier
ammar_automatic_2015.pdf (1.25 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01252511 , version 1 (22-04-2016)

Identifiants

Citer

Manel Ammar, Mouna Baklouti, Maxime Pelcat, Karol Desnos, Mohamed Abid. Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems. Roger Lee. Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing 2015, 612, Springer, pp.195-211, 2016, Studies in Computational Intelligence, 978-3-319-23509-7. ⟨10.1007/978-3-319-23509-7_14⟩. ⟨hal-01252511⟩
369 Consultations
151 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More