Parallel Locality and Parallelization Quality
Bernard Goossens, David Parello, Katarzyna Porada, Djallal Rahmoune

To cite this version:


HAL Id: hal-01252007
https://hal.science/hal-01252007
Submitted on 7 Jan 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Distributed under a Creative Commons Attribution - NoDerivatives 4.0 International License
Parallel Locality and Parallelization Quality

Bernard Goossens  David Parello  Katarzyna Porada  Djallal Rahmoune
DALI, UPVD 66860 Perpignan Cedex 9 France,
LIRMM, CNRS: UMR 5506 - UM2 34095 Montpellier Cedex 5 France
firstname.lastname@univ-perp.fr

Abstract
This paper presents a new distributed computation model adapted to manycore processors. In this model, the run is spread on the available cores by fork machine instructions produced by the compiler, for example at function calls and loops iterations. This approach is to be opposed to the actual model of computation based on cache and predictor. Cache efficiency relies on data locality and predictor efficiency relies on the reproducibility of the control. Data locality and control reproducibility are less effective when the execution is distributed. The computation model proposed is based on a new core hardware. Its main features are described in this paper. This new core is the building block of a manycore design. The processor automatically parallelizes an execution. It keeps the computation deterministic by constructing a totally ordered trace of the machine instructions run. References are renamed, including memory, which fixes the communications and synchronizations needs. When a data is referenced, its producer is found in the trace and the reader is synchronized with the writer. This paper shows how a consumer can be located in the same core as its producer, improving parallel locality and parallelization quality. Our deterministic and fine grain distribution of a run on a manycore processor is compared with OS primitives and API based parallelization (e.g. pthread, OpenMP or MPI) and to compiler automatic parallelization of loops. The former implies (i) a high OS overhead meaning that only coarse grain parallelization is cost-effective and (ii) a non deterministic behaviour meaning that appropriate synchronization to eliminate wrong results is a challenge. The latter is unable to fully parallelize general purpose programs due to structures like functions, complex loops and branches.

1. Introduction
To run a program in parallel on a multi-core processor today, one must rewrite its C code to add by hand or through tools some OS parallelizing primitives such as pthread. Even with high level interfaces like OpenMP or MPI, parallelizing is not an easy job for two reasons: (i) if the resulting code is not enough synchronized, the computation is not deterministic and (ii) if it is too much synchronized, it is not parallel enough. This is illustrated by figure 1 showing the C implementation of a vector sum reduction and figure 2 showing its pthread implementation.

```c
unsigned long sum(unsigned long array[], unsigned long n)
{
    if (n==1) return array[0];
    if (n==2) return array[0]+array[1];
    return sum(array,n/2) + sum(array[n/2],n-n/2);
}
```

Figure 1: A vector sum reduction: C code

The pthread coding is known to be tricky. A first (incorrect) version has no pthread_join synchronization, which highlights (i). As a result, the run is not deterministic and the returned sum may be incorrect. A second version places the first pthread_join synchronization on line 11 which serializes the second recursive call after the first one, which highlights (ii). As a result, the run is not parallel enough. Only the third version which places the two joins on lines 16 and 18 is satisfactory.

This example abstracts a first difficulty of hand-made parallelization with non deterministic OS primitives: achieve the exactly needed synchronization.

Edward Lee [8] writes "Threads (...) make programs absurdly nondeterministic, and rely on programming style to constrain that nondeterminism to achieve deterministic aims.”. Section 2 shows how to run deterministically in parallel.

Instead of hand-parallelizing the code, the developer may rely on its compiler to automatically do loop vectorization or loop parallelization. A simple example as the program given on figure 1 cannot be automatically parallelized by gcc. Irregular code structures are a second problem. Section 3 explains how loops are parallelized in our approach.

A third problem of parallelization is the memory organization of the data [1]. In the sum example, the array to be summed is declared for example as a global variable. Hence, it is centralized when the computation is distributed. As a result, each thread brings the array pieces it needs from DRAM, where it resides. Cache can help but neighbour cores are slowed down by memory contention and the cache miss rate is impacted by the array distribution. Moreover, in a program updating shared data, keeping caches coherent requires complex hardware which slows down average memory access time. Caches and memory hierarchy, as well as branch predictors, are hardware features that rely on the principle of locality, which in essence is founded on the centralisation of data (caches) and fetched code (predictors). When the code and the data are distributed, it is the parallel locality which applies to data. The parallel locality principle is that a consumer should be as close as possible from its producer. In this paper we propose a measure of the producer to consumer distance, which is a way to quantify the parallelization quality.
Section 4 defines the parallel locality and the parallelization quality and shows a programming technique to increase them. Section 5 contains a matrix multiplication program with an improved parallelization quality.

In [5], a parallelizing core hardware is proposed to distribute an execution on a manycore processor. As the parallelization is dynamic, the three problems just mentioned are more easy to tackle. The programming model presented in this paper relies on this core hardware. The next section introduces its ISA extension with the fork instruction, its new way of fetching in parallel to build a totally ordered trace and its parallelization of the renaming process, extended to memory locations.

2. A Deterministic and Parallel Run of C Code
2.1 Deterministic Parallel Execution

The sequential execution of the code on figure 1 is deterministic. The C code fixes a total order that the run follows. The core may run machine instructions out-of-order [14] [6], i.e. in a partial order derived from Read-After-Write (RAW) register dependences, but the total order semantic is preserved.

If a parallel execution is based on a total order, it is deterministic. A totally ordered trace can be built in parallel. For example in the C sum function, the trace can be built top-down. Such an out-of-order construction of a totally ordered trace is possible because the control flow instructions are partially ordered. For example in the sum function, the control flow path in the second recursive call is independent from the control flow path in the first recursive call. This means that both calls traces can be built in parallel and orderly connected afterwards.

To avoid complications in the trace building, the hardware in [5] computes the control instructions targets rather than predicting them. Computing is slower than predicting but computing tens of branches in parallel is more efficient than computing tens of branches in sequence, parallelism being more cost-effective than a sequential predictor, even a perfect one.

2.2 The fork Machine Instruction

The first 18 lines on figure 3 are an x86 translation of the sum C code (AT&T syntax). The call and ret instructions are replaced by fork and endfork. The fork instruction semantic is to keep on fetching along the continuation path, i.e. go to the fork instruction label. Simultaneously, a new core starts fetching along the resume path, i.e. the instruction following the fork in the text. The endfork instruction semantic is to stop fetching along the current path. Contrarily to the call and ret pair, no return address is pushed/popped.

Moreover, the given code assumes the forked path (i.e. the resume code) receives a copy of the stack pointer (i.e. x86 register rsp), meaning that both paths use the same stack area. The hardware in [5] also copies rbp, rdi, rsi and rbx. These copies are better than push/pop because a push in a function prologue and a pop in its epilogue create RAW dependencies between the epilogue and the prologue of the next function call, serializing them.

In the code on figure 3, register rsi and rdi hold arguments n and array. The sum function code leaves the computed sum in register rax (lines 3, 5 and 16), from where it is read by the resume path (lines 11 and 16).

2.3 Memory Renaming

In the hardware presented in [5] the trace is run in the partial order of its dependences. False register dependences are removed by renaming [13]. Many true register dependences are also removed by copying. For example, the computation of n−n/2 in line 13 (figure 3) depends on registers set in lines 7 and 8. As rbp and rsi are copied to the resume path, line 13 can be run in parallel with the continuation path in line 1.

False memory dependences are also removed. For example, as the stack pointer moves back and forth (allocation in line 10 and deallocation in line 17), different code portions use the same location, creating Write-After-Read and Write-After-Write memory dependences removed by renaming.

Memory renaming schemes have been proposed [10][15], mainly to accelerate loads. The renaming relies on a predictor to quickly decide if a load depends on a previous store. However, a prediction based mechanism is not suited to eliminate false memory dependences. In [5], the memory hardware renaming is based on a search along the instruction trace total order.

Renaming is parallelized. The two recursive call destinations are simultaneously renamed. Destinations can be renamed in any order. Sources can be renamed out-of-order at the conditions that (i) the trace is totally ordered and (ii) all the destinations between a source and its producer are renamed.

The totally ordered trace is built from pieces which are fetched in parallel and later connected. When fetched, each instruction is renamed. A renamed place is allocated to hold the destination and for the sources, the closest producer is looked for by a backward search through the built trace. If a piece of the trace is missing, the search is suspended until the trace is extended. The fetch of next instructions continues during the source renaming search.

2.4 Parallel Construction of the Totally Ordered Trace

Figure 4 shows the parallel fetch of the sum function. The fetch is distributed on 11 cores. 2. It is done in 7 successive steps. At the first step, only core 1 is fetching. It fetches the start of the sum function code at line 1 (the instructions are the ones on figure 3). The rsi register holds the number n of elements to be summed, i.e. n = 10. Instructions on lines 1 and 2 are fetched and computed, requiring

Figure 2: A vector sum reduction: pthread code

typedef struct { long *p: unsigned long }; ST;
void *sum(void *st){
ST st1, st2;
unsigned long s, s1, s2;
pthread_t tid1, tid2;
if (((ST *)st)->i>2)

 s1=((ST *)st)->p;
 s2=i/2;
 pthread_create(&tid1, NULL, sum, (void *)&st1);
 // (version 2)
 pthread_join(tid1, (void *)&s1);
 s2=p=((ST *)st)->p + ((ST *)st)->i/2;
 s2-=((ST *)st)->i/2;
 pthread_create(&tid2, NULL, sum, (void *)&st2);
 // (version 3)
 pthread_join(tid2, (void *)&s2);
 }
 else if (((ST *)st)->i==1)

 s1=((ST *)st)->p[0];
 s2=0;
 }
 else{
 s1=((ST *)st)->p[0];
 s2=((ST *)st)->p[1];
 }
 s=s1+s2;
 pthread_exit((void *)&s);
}
Figure 3: A vector sum reduction (x86 code)

Figure 4: Trace of sum(array, 10)
no source renaming as register rsi value is known. The control is transferred to line 7. On figure 4, the upper leftmost rectangle box contains the fetched line numbers (i.e. 1, 2 and from 7 to 9). The box is labelled with the successive values of n (i.e. n = 10 before line 1 and n = 5 after line 9).

Instruction on line 9 (figure 3) is a fork. Core 6\(^{4}\) (figure 4) receives the resume address from core 1 (i.e. line 10). At step 2, core 1 fetches the continuation path (line 1) and core 6 fetches the resume path (line 10). At step 3, four cores are fetching in parallel. Each core is able to compute its own control path and continue fetching independently from other cores.

The path followed by a core is a section. A section starts after a fork instruction along the resume path and ends when an endfork instruction is reached. On figure 4, there are 11 sections, i.e. one per core. Sections may be long (e.g. a recursive descent like the section on core 1) or short (e.g. the transmission of the partial sum on core 4). On the average, sections are around 10 instructions long resulting in a fine grain parallelization.

The hardware in [5] builds the trace total order by linking the sections. Each section is linked to its successor and predecessor (dashed bidirectional lines on figure 4\(^{5}\)). Sections belonging to the same hierarchical level are also linked (plain lines, level predecessor). For example, cores 1, 6 and 11 fetch the highest level of the sum function, i.e. lines 1, 2, 7 to 9 (core 1), 10 to 15 (core 6) and 16 to 18 (core 11). The three involved sections are linked (plain lines). These direct links help finding stack renamings, bypassing the sub-trees. For example, instruction 16 on core 11 finds the first half sum on top of the stack, saved by instruction 11 on core 6, without waiting for the construction of the cores 7 to 10 trace sub-tree.

A lot of instructions don’t even need any source renaming as their sources have known values. In the sum example, core 1 does not rename any source as a copy of register rsi (i.e. rsi = 10) is received from the sum function caller. Only sources referencing a production of another section need to be renamed. For example, core 6 renames rax on line 11. This renaming is to be provided by core 5 which is core 6 closest predecessor producing rax on line 16. The predecessor link from core 6 to core 5 is established at step 4, when core 5 has reached its endfork instruction (line 18).

\(^{4}\)Successor links serve to export retired data

\(^{5}\)The core numbers are chosen arbitrarily

Figure 5: A parallelized for loop

3. Parallelizing Loops

3.1 Single for Loops

A single for loop is transformed into a divide-and-conquer tree of parallel iterations. For example, figure 5 is the transformation of the array initialization loop. Figure 6 shows the x86 code produced by the compiler for the for_recursive function translating the for loop. Figure 7 shows the distributed run of the loop (only the first 5 iterations are fully shown; the last ten -b5 to b9- are folded; the full tree has 9 steps distributed on 20 cores\(^{6}\)).

The body calls can communicate (i.e. body(i) can import a value from body(j) for all i < j). Each body section has its own control flow. A parallelizable loop has independent iterations. In this case, there is no communication between the body sections and they all have independent control flows.

3.2 Nested Loops

Nested for loops are transformed into two nested divide-and-conquer trees of parallel iterations. For example, figures 8, 9 and 10 show the translation of two nested loops initializing a matrix. The x86 code is not shown but is easy to build. The run is fully parallelized with 100 sections organized as a binary tree. It is still easy for iterations of the inner loop to communicate. It is less easy for iterations of the outer loop as sections of intermediate inner loops may form a large separation of a consumer from its producer. In this case, the stack may help (the producer pushes and the consumer pops). Moreover, section 4 presents a general programming technique to optimize inter-sections communications.

\(^{6}\)Among which 10 do nothing more than fetching an endfork instruction. The compiler can eliminate such empty sections by reversing the continuation and resume paths.
3.3 While loops

Figure 11 shows a while loop. Figure 12 shows the transformation of the while loop into a for loop. The for loop is then transformed into a recursive function with a continuation condition (function \texttt{cont_cond}). The run deploys a binary tree of \( l - f + 1 \) calls to the \texttt{for_break_recursive} function. The calls are run in parallel.

In [2], the authors give many solutions to automatically transform loops that are difficult to parallelize at compile time.

4. A Programming Technique to Increase the Quality of Parallelization

4.1 The Quality of Parallelization

A well parallelized execution should be composed of many parallel sections (fine grain is better than coarse grain), i.e. the average size \( s_a \) of the sections should be low. This allows a simultaneous fetch on all the cores, i.e. fixing the Instruction Per Cycle (IPC) peak value to the number of cores. The communications between the sections should be rare and short distance. In other words, the average number of communications per section \( c_a \) should be low and the average distance \( d_a \) from the producer to the consumer should be short, i.e. the number of visited sections should be low. Eventually, the number of instructions run \( n_i \) should be low. Among these
Figure 8: Inner for loop

Figure 9: Outer for loop

Figure 10: Two nested for loops

Figure 11: A while loop

Figure 12: The while loop is transformed into a for loop with a continuation condition

```c
void quicksort(int f, int l)
{
  if (l == f) ... while (l < l && ((x1 = array[i1]) <= p)) i1++;
  ... }
```

4.2 An Example: the sum Function

Figure 13 shows a main function calling sum. Figure 3 is its x86 translation. The for loop is translated into a parallelized function init. The init function fetched trace has the same sections decomposition as the sum function. Figure 4 can be adapted to the init function fetch. For example, the upper leftmost box corresponds to the fetch of lines 19, 20 and then from 26 to 28.

Figure 14 shows the section decomposition of the main function run. A starting section (upper left rectangle) is continued by the figure 4 upper leftmost rectangle (hence, lines 35 to 38 are followed by the init function tree on figure 4 and all belong to the first section). This section forks a new section to start the execution
There are 90 register and memory sources in the `init` run\(^7\), all of them having a distance of 1 (i.e. requiring no communication). There are 122 sources in the `sum` run, 15 of them having a distance of 2, 10 having a distance\(^8\) of 12 and the remaining 97 having a distance of 1. Hence the average distance is \(d_a = \frac{337}{212} \approx 1.59\). The average number of communications per section is \(c_d = \frac{25}{23} = 1.09\) (only 25 sources among 337 need an import from another section, i.e. have a distance greater than 1).

### 4.3 Modifying the `sum` Function to Enhance the Quality of the Parallelization

To get the array values, function `sum` sections send renaming requests which travel along the trace, visiting one core per section in the trip, i.e. requiring 12 core-to-core communications. If these distances can be shortened, i.e. if the `sum` function section consumer can be closer to its `init` function section producer, the execution time will be reduced. Reducing \(d_a\) enhances the parallelization quality.

Figure 15 shows modified `main` and `sum` functions. A value is recomputed each time it is referenced rather than being transmitted. In manycore processors, local computation is cheaper than distant communication.

The array initialization is fused in the `sum` function. The `sum` function gets each array element. The `get` function calls a `set` function which sets the array element. Hence, each time an array element is read, it is also written. This ensures that a consumer and a producer belong to the same section.

As a general rule, a function has new arguments: a pointer on a `get` function to read variables used in the computation, a structure to encapsulate the arguments of the `get` function, a pointer on a `put` function to use computed variables and another structure to encapsulate the arguments of the `put` function.

Figure 16 shows the x86 code translation of the program depicted on figure 15.

Figure 17 shows the run trace of the modified `sum` program.

The number of instructions run is \(n_i = 122\) (38% less work). There are 11 sections, i.e. \(n_a = 122/11 = 11.09\). The number of sections is reduced and the average size of sections is increased (i.e. the run is artificially less parallel because the reduction of the work has reduced the number of sections). There are 146 sources, among which 15 have a distance 2 and the others have all a distance 1. The average communication distance is \(d_a = \frac{161}{146} \approx 1.1\). The number of communications per section is \(c_d = \frac{15}{11} = 1.36\).

The key factor is \(d_a\), 31% reduced. All sections get their sources locally or from the preceding section, requiring a round-trip core-to-core communication.

Instead of having two separate computations, one to initialize the array and one to compute the sum of its elements, we have a single one, fusing the initialization into the computation. The programming technique which favours parallelization mimics a `dataflow` style: variables are not initialized and later used but their initialization is delayed until they are used.

When a variable is to be used multiple times, it can either be stored or recomputed. It is the compiler’s job to estimate if the recomputation is better (i.e. reduces \(d_a\) enough without increasing \(n_i\) too much). To be accessed fastly, a scalar variable can be stored in the stack. To look for it, a renaming request travels along the level predecessor links, bypassing sub-trees.

---

\(^7\) Including implicit sources like register `flags`.

\(^8\) Line 3 reads `array[i]` in the `sum` function from the value written by line 21 in the `init` function. The reading section is in the `sum` tree and the writing section is in the `init` tree. There are 12 sections from the writing one to the reading one.
5. Improving a Matrix Multiplication Program

Figure 18 presents a non optimized C code to compute matrix multiplication. Optimized versions take advantage of cache locality to reduce the average access time to the input matrix elements. In a parallel environment, very distant elements are simultaneously requested (or with a short time gap) and in this case, the cache does not help. Instead, it is a better policy to keep each producer close to the sections where they are set. The search for distant elements is parallelized, the run creates \( m \times n \times p \) sections, each computing a \( a[i][k] \times b[k][j] \) product. Each product computation reads two elements which are looked for in the trace. Each element is in the OS process start code which copies the values of the input matrices from the executable file to memory (it is the linker translation of lines 23 and 24 to initialize matrices \( a \) and \( b \)). To set matrix \( a \) in parallel, there are \( m \times n \times p \) sections. To set matrix \( b \) in parallel, there are \( p \times n \times m \) sections.

To compute \( a[i][k] \times b[k][j] \), we need to find \( a[i][k] \) and \( b[k][j] \) in the sections where they are set. The search for \( b[k][j] \) visits at least \( (p - k - 1) \times n + (n - j - 1) + 1 = (p - k) \times n \times j \) sections. To find element \( a[i][k] \), it is even worse because the sections initializing \( b \) must be visited before reaching those initializing \( a \), i.e. at least \( p \times n + (m - i - 1) \times p + (p - k - 1) + 1 = (n + m - i) \times p \times k \) sections. In the example, an element is found after an average of 10.6 visited sections. As it is by far the dominant factor in the number of imported resources, \( d_a \) is around 10 (there are \( 2 \times m \times n \times p \) reads to compute \( m \times n \times p \) products).

Figures 19 and 20 are the modified implementation to reduce \( d_a \), the distance from processor to consumer. The first part of the code defines two types to encapsulate the needed values for the get and put functions. It also contains
the initializing functions set_mat_a_element and set_mat_b_element. Instead of an initialization in the matrix declarations, the code provides special functions. From these, it is possible to produce in a few instructions any input matrix element in any place of the code (the set_mat_a_element function fixes an element of matrix a in 4 instructions, using a table of branches issued from the switch control structures). The get_mat_element function includes a call to the set_mat_a_element or set_mat_b_element function according to the referenced matrix.

The first part also contains the sum function, used to compute the sum part of the vector product of a line from matrix a with a column of matrix b. It is the same divide-and-conquer sum function as the one presented above, adapted to get the elements to be summed. The transmitted get function is get_vec_element which reads a[i][k] and b[k][j] and return their products. Each section computing a product gets one element of matrix a and one element of matrix b from the same section running the set_mat_a_element or set_mat_b_element function. Hence, the distance da is no more a function of m, n and p but constant 1 for all these elements reads.

The modified example has an average distance which is ten times better than the basic one. However, each read requires 4 instructions instead of a single load in the basic trace. Hence, the number of instructions run na is roughly 4 times bigger.

The second part of the program is the matrix multiplication function which sets each element of the result matrix c with the vector product computed by the sum function. The element set is transmitted to the put function, i.e. the print_mat_element function which prints it in a formatted manner (n elements per line).

6. Related Works, Discussion and Conclusion

Automatic parallelization parallels as regular as possible loops with techniques based on the polyhedral model [3]. Parallelization based on OS threads suffer from the rather high overhead of OS primitives. Using gdb, we have measured the cost

Figure 18: A C program to multiply matrices

and

Figure 19: A C program to multiply matrices: initialization of the input matrices and vector sum


```c
void imatmul(int *a, int *b, int *c, unsigned int m, unsigned int n, unsigned int p, void (*put)(void)){
  /*c[m][n] = a[m][p] * b[p][n]*/
  void(*put)(void);
  unsigned int i; int j; S_VEC_ELEM st_v; S_MAT_ELEM st_c;
  st_v.a = a; st_v.b = b; st_v.p = p; st_v.n = n;
  st_c.a = a; st_c.n = n;
  for (i=0; i<m; i++) {
    st_c.i = i; st_v.i = i;
    for (j=0; j<n; j++) {
      st_c.j = j; st_v.j = j;
      c[i*m+j] = sum(s, p, get_vec_elem, &st_v, 0);
      (*put)(&st_c);
    }
  }
  static inline void print_mat_elem(S_MAT_ELEM *s){
    printf("%d %s\n", s->a + s->i*s->n + s->j);
  }
  void print_mat(int *a, unsigned int m, unsigned int n){
    unsigned int i, j; int c; S_MAT_ELEM st;
    st.a = a; st.n = n;
    for (i=0; i<m; i++) {
      st.i = i;
      for (j=0; j<n; j++) {
        st.j = j; emitter.elem(&st); printf("%d - ");
      }
      printf("\n");
    }
  }
  main(){
    print_mat(&a[0][0], 2, 3); print_mat(&b[0][0], 3, 4);
    imatmul(&a[0][0], &b[0][0], &c[0][0],
      2, 4, 3, print_mat_elem);
  }
}
```

Figure 20: A C program to multiply matrices: matrices multiplication and main functions

of `pthread_create` and `pthread_join` in terms of instructions run. On an x86 processor (ubuntu 14.04), we obtained respectively 726 and 565 instructions, leading for the same program example to an overhead of 1201 + log n instructions for an array of n elements. The threaded version needs to sum at least 2000 terms to be cost-effective against the sequential code. On the other hand, today’s hardware make it possible to send a few bytes core-to-core in a few cycles (e.g. 3 cycles -send + route + receive- for two neighbour cores on a grid with a NoC).

The existing contributions [7][9][11][12] on a hardware approach to automatize parallelization suffer from the low basic Instruction Level Parallelism (ILP). The hardware based parallelization in [5] overcomes this limitation in 3 ways: (i) very distant ILP is caught because fetch is parallelized, (ii) all false dependences are removed through full renaming and (iii) many true dependences are removed by copying values. The remaining dependences in a run are true ones related to the sequentialities of the algorithm which the program implements. In such conditions, the authors in [4] have reached a high ILP (thousands), increasing with the data size, on benchmarks issued from the PBBS suite (parallel applications; available at URL http://www.cs.cmu.edu/~pbbs/index.html).

The number of transistors on a chip allows the integration of thousands of simple cores. It is urgently needed that any program, including the OS itself, be parallelized. Parallelization should be done fastly and reliably, with reproducible computations, which is ensured if the run is deterministic.

References


