



**HAL**  
open science

## A New Development Framework for Multi-Core Processor based Smart-Camera Implementations

Serge Bobbia, Julien Dubois, Christophe Nicolle, Axel Moinet, Benoit Darties

► **To cite this version:**

Serge Bobbia, Julien Dubois, Christophe Nicolle, Axel Moinet, Benoit Darties. A New Development Framework for Multi-Core Processor based Smart-Camera Implementations. Workshop on Architecture of Smart Cameras (WASC), Jun 2015, Santiago de Compostela, Spain. hal-01231821

**HAL Id: hal-01231821**

**<https://hal.science/hal-01231821v1>**

Submitted on 20 Nov 2015

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# A New Development Framework for Multi-Core Processor based Smart-Camera Implementations

Serge Bobbia, Julien Dubois, Christophe Nicolle, Axel Moinet, Benoit Daries

Laboratory Le2i, UMR CNRS 6306

University of Bourgogne, France

Contact Email: julien.dubois@u-bourgogne.fr, <http://le2i.cnrs.fr/-Membres->

The exponential evolution of the smart camera processing performances is directly linked to the improvements on hardware processing elements. Nowadays, high processing performances can be reached considering hardware targets which enables a high level of task parallelism to be implemented. Highly regular tasks are good candidate for a reconfigurable logic implementation and less regular parts of the algorithm could be described on the processor. Meanwhile the prototyping time is related to the selected target and the associated development methodology. The implementation on reconfigurable logic is highly efficient in exploiting the intrinsic task parallelism nevertheless can be time consuming using traditional methodology (i.e. Hardware Language Description). Several approaches can be considered to decrease the prototyping time and to conserve high processing performances for instance implementation based on:

- heterogeneous architectures [1] that mixed reconfigurable logic (i.e. FPGA) and embedded processor,
- high-level abstraction description and the associated fast prototyping tools [2][3][4],
- multi-core processor architectures such as Digital Signal Processors (DSP), Graphic Processor Units (GPU) or even Generic Purpose Processor (GPP).

In this paper, we propose to focus on implementation based on GPP due to the emergence of new generation of low-cost multi-core processors which enables high processing performances to be reached and therefore to match with some constraints of complex image-processing algorithms. The key idea of this development is to be able to propose fast prototyping using a low-cost smart camera based on this kind of target. Hence, we have developed a new framework dedicated to multi-core processor associated with an image sensor. The framework aims to offer a high degree of flexibility for managing the tasks and the memory allocation. Hence, the framework enables the priority and the allocation of each task to be controlled. Each task (or binary) is independent in terms of execution nevertheless it can be linked and controlled using a higher hierarchy level binary. The image acquisition task can be completely independent from the other processing tasks. One processor's core can even be dedicated to the acquisition task to guarantee a constant input data-flow to the image processing tasks. The data exchange is defined in POSIX, each binary can be therefore coded differently (for instance in C or C++, or in another languages) and offer a relative Operating System (OS) compatibility. The memory management enables a sequence of images to be automatically

stored and a simultaneous access to be granted for several processings. The framework includes an interface dedicated to the management of the tasks: the user can add or suppress a binary during the runtime, logs or processing results can be visualised for each task.

The resulting framework has been used with the low-cost multi-core processor Raspberry2 platform coupled with its specific camera (1080p@30fps). The proposed architecture offers a Quad-Core ARM Cortex-A7 900 MHz associated to a Dual-Core VideoCoreIV GPU which enables to perform 1080p video decoding. The 1 Go memory space is double that of the previous Raspberry product. Using Operating Systems (OS), the resulting platform enables the user to access a low-cost embedded computer. The low-cost smart camera associated to the proposed framework enables fast prototyping of complex image processing. We focus on the extraction and the exploitation of visual information for smart building management. For instance, the people tracking would be a very useful processing in order to increase the level of security or services in the building. The Building Information Modeling (BIM) [5] regroups all the data which are involved in the building life-cycle management [6]. This priori information could be used, for instance, to simplify the tracking process in a multi-view configuration.

**Keywords—Smart Camera, Multi-core processor, Real-time Image processing, Development Framework, Shared Memory Management, Building Information Modeling (BIM)**

## REFERENCES

- [1] R. Mosqueron, J. Dubois, M. Mattavelli, D. Mauvilet, *Smart camera based on embedded HW/SW coprocessor*, EURASIP Journal on Embedded Systems, p.3:1-3:13, Hindawi Publishing Corp, 2008.
- [2] R. Thavot, R. Mosqueron, M. Alisafae, C. Lucarz, M. Mattavelli, J. Dubois, V. Noel, *Dataflow design of a co-processor architecture for image processing*, Proceedings of the Workshop on Design and Architectures for Signal and Image Processing (DASIP 2008), Bruxelles, Belgium, 2008.
- [3] J. Serot, F. Berry, S. Ahmed, *Implementing Stream-Processing Applications on FPGAs : a DSL-Based Approach*, International Conference on Field Programmable Logic and Applications (FPL), Crete, Greece, 2011.
- [4] B. Senouci, I. Charfi, B. Barthelemy, J. Dubois, J. Miteran, *Fast prototyping of a SoC-based smart-camera: a real-time fall detection case study*, Journal of Real-Time Image Processing, p.1-14, 2014.
- [5] R. Volk, J. Stengel and F. Schultmann, *Building Information Modeling (BIM) for existing buildings Literature review and future needs*, Automation in Construction, Volume 38, p.109-127, 2014.
- [6] R. Vanlande, C. Nicolle and C. Cruz, *IFC and building lifecycle management*, Automation in Construction, Volume 18, p.70-78, 2008.